Design Implementation Engineer

Broadcom

San Jose (CA)

Sur place

USD 122 000 - 195 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Broadcom is seeking a seasoned design implementation engineer to drive place, route and timing closure at block and SoC levels. You will manage floor-planning, partitioning, placement, clock tree synthesis, routing, LVS/DRC, and ECOs to meet aggressive PPA targets.

The role requires strong experience with Primetime, ICC2, Innovus, Caliber, and related tools, plus a track record of 7nm+ tapeouts. A BS/MS in EE/CE with 8+ years (6+ for MS) is expected.

Qualifications

  • BS in Electrical Engineering/ Computer Engineering or related field and 8+ years of related experience or an MS in Electrical Engineering/ Computer Engineering or related field and 6+ years of related experience.
  • Extremely proficient in design implementation activities both at block and SoC level.
  • Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.
  • Excellent communication skills.
  • Self-starter who can work independently.
  • Experience with formal verification, timing analysis and Eco implementation.
  • Full chip tapeout experience based on 7nm and lower technologies is highly preferred.

Responsabilités

  • Work on design implementation activities related to place and route and/ or timing closure.
  • Drive tools and methodologies to achieve desired PPA metrics.
  • Apply Broadcom's design methodology and milestone flow to meet rigorous criteria for silicon quality.
  • Implement timing and functional ECOs as needed.
  • Collaborate with global teams to ensure on-time tapeouts.

Connaissances

Design implementation
Floor-planning
Partitioning
Placement
Clock tree synthesis
Route/Physical verification
Constraints development
Timing analysis
Eco implementation
Formal verification
Latch/logic timing
Communication skills

Formation

BS in Electrical/Computer Eng.
MS in Electrical/Computer Eng.

Outils

Primetime
ICC2
Innovus
Caliber
LEC
PrimeTime

Description du poste

Job Description

The candidate would be required to work on Design Implementation activities related to place and route and/ or timing closure - floor-planning, partitioning, placement, clock tree synthesis, route, timing analysis, timing closure, physical verification (LVS/DRC). Should be able drive tools and methodologies to achieve desired PPA metrics. Candidate would also be required to do equivalence checks, STA, Timing closure and power optimization. Should be able to implement timing and functional ECOs.

In this role, the candidate will apply Broadcom's proven design methodology and milestone flow to meet Broadcom's rigorous criteria for achieving Right-first time silicon.

Primary expertise in place and route and/ or timing (constraints, STA) can be considered for this position.

Requirements
  • Extremely proficient in design implementation activities both at block and SoC level.
  • Well experienced in floor-planning, partitioning, placement, clock tree synthesis, route and physical verification and/ or constraints development, constraints validation, timing analysis and closure.
  • Experience with formal verification, timing analysis and Eco implementation.
  • Experience with tools such as Primetime, ICC2, Innovus, Caliber, LEC, PrimeTime etc is highly desirable.
  • Full chip tapeout experience based on 7nm and lower technologies is highly preferred.
  • Good problem solver.
  • Self starter who can work independently.
  • Experienced in working in a global team and dynamic environment.
  • Ability to learn and adapt to new tools and methodologies on the fly.
  • Excellent communication skills.
  • Hands on experience with timing analysis and place and route tools for ASIC/ SoC Design is a must.
  • Should have worked on tape out of at least 1-2 ASIC's in 7nm or lower technologies.
Education and Experience required

BS in Electrical Engineering/ Computer Engineering or related field and 8+ years of related experience or an MS in Electrical Engineering/ Computer Engineering or related field and 6+ years of related experience.

Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Equal Opportunity Employer

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Design Implementation Engineer
Design Implementation Engineer

Broadcom Inc. • San Jose (CA)

Sur place
USD 122 000 - 195 000
Medical, dental & vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

Sur place
USD 129 000 - 207 000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

Sur place
USD 144 000 - 230 000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

Sur place
USD 101 000 - 162 000
Medical plans
Dental plan
Vision plan
+5
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

Sur place
USD 110 000 - 176 000
Discretionary annual bonus
Equity grant
Annual equity awards
+5
RTL integration Engineer
RTL integration Engineer

Broadcom Inc. • San Jose (CA)

Sur place
USD 143 800 - 230 000
Discretionary bonus
Equity grant
Annual equity awards
+5
Design Engineer - Flow Development
Design Engineer - Flow Development

Broadcom Inc. • Wayne (CA)

Sur place
USD 122 000 - 195 000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
ASIC Implementation Engineer PD
ASIC Implementation Engineer PD

Broadcom Inc. • San Jose (CA)

Sur place
USD 121 900 - 195 000
Analog and Mixed-Signal IC Design Engineer
Analog and Mixed-Signal IC Design Engineer

Broadcom Inc. • Fort Collins (CO)

Sur place
USD 110 000 - 176 000
Medical, dental, vision
401(k) match
Employee Stock Purchase Program (ESPP)
+2
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

Sur place
USD 143 800 - 230 000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3