IC Design Engineer (STA/ Synthesis)

Broadcom

Broomfield (CO)

Sur place

USD 144 000 - 230 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Medical plans
Dental plans
Vision plans
401K matching
ESPP
EAP
Paid holidays
Paid time off

Résumé du poste

Broadcom is seeking a lead STA/ Synthesis engineer in Colorado to drive timing constraints, perform STA with PrimeTime/Tempus, and manage synthesis and audits for high-speed ASIC blocks. The role emphasizes timing signoff methodologies, QoR, and automation via Tcl/Perl.

Ideal candidates have 12+ years with either a Bachelor's or 10+ with a Masters, strong RTL/PMOS flow understanding, and proven ability to work independently in a fast-paced, cross-geographical environment.

Qualifications

  • Experience with high-complexity silicon in advanced technology nodes.
  • Familiarity with timing constraint development for hierarchical designs.
  • Knowledge of clock tree planning and implementation for SoCs.
  • Experience with timing ECO creation and final timing signoff.
  • Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (Tcl, Perl).

Responsabilités

  • Develop and validate timing constraints for intricate SoC designs.
  • Perform static timing analysis (STA) using industry-standard tools (PrimeTime, Tempus).
  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex blocks.
  • Define and implement timing signoff methodologies, incl. process corners and derates.
  • Conduct pre-route timing checks and QoR analysis.
  • Automate timing analysis processes using Tcl or Perl.
  • Provide guidance on clock tree synthesis and energy-efficient designs.
  • Ensure compliance with timing signoff checklists and criteria.
  • Generate timing ECOs for timing closure.
  • Drive timing closure for complex IP and ASIC blocks.

Connaissances

STA/ Synthesis
Timing closure
Scripting (Tcl/Perl)
Clock tree planning
STA tools (PrimeTime/Tempus)
RTL & ASIC flows
Teamwork

Formation

Bachelor's degree in EE/CS
Master's degree
PhD (desirable)

Outils

PrimeTime
Tempus
DC-T
Genus
Fishtail
VCLP
Formality

Description du poste

USA-CA San Jose Innovation Drive

USA-CA Irvine Alton Parkway Bldg 2

USA-Allentown-1110 American Parkway NE

USA-Colorado-Fort Collins-4380 Ziegler Road

USA-CO Broomfield

Full time

Job Description:

Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes

Responsibilities Include:
  • Develop and validate timing constraints for intricate SoC designs.
  • Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus)
  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks
  • Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
  • Conduct pre-route timing checks and quality of results (QoR) analysis.
  • Automate timing analysis processes using scripting languages such as Tcl or Perl.
  • Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
  • Ensure compliance with timing signoff checklists and criteria.
  • Generate timing ECO's for timing closure
  • Drive timing closure for complex IP and ASIC blocks
Qualifications:
  • Experience with high-complexity silicon in advanced technology nodes.
  • Familiarity with timing constraint development for hierarchical designs.
  • Knowledge of clock tree planning and implementation for SoCs.
  • Experience with timing ECO creation and final timing signoff.
  • Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
  • Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality)
  • Strong understanding of ASIC design flows, including RTL and place-and-route.
  • Excellent problem-solving skills and attention to detail.
  • Effective communication and teamwork abilities.
  • Ability to work independently in a fast paced, cross geographical environment.
  • Direct or indirect experience with RTL/ Design is a plus
  • At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable
Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • San Jose (CA)

Sur place
USD 144 000 - 230 000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • Allentown

Sur place
USD 144 000 - 230 000
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

8413 LSI Corporation • San Jose (CA)

Sur place
USD 144 000 - 230 000
Discretionary bonus
Equity awards
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Allentown

Sur place
USD 122 000 - 195 000
Annual bonus
Equity awards
401(k) matching
+4
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Broomfield (CO)

Sur place
USD 122 000 - 195 000
Discretionary annual bonus
Equity grant
Equity awards
+6
Physical Design Engineer
Physical Design Engineer

Broadcom • Allentown

Sur place
USD 144 000 - 230 000
Discretionary annual bonus
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Physical Design Engineer
Physical Design Engineer

Broadcom • Broomfield (CO)

Sur place
USD 144 000 - 230 000
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

Sur place
USD 129 000 - 207 000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Principal Physical Design Engineer, STA
Principal Physical Design Engineer, STA

Broadcom • San Jose (CA)

Sur place
USD 144 000 - 230 000
ASIC Design Engineer
ASIC Design Engineer

Broadcom • San Jose (CA)

Sur place
USD 122 000 - 195 000
Discretionary bonus
Equity awards
401(k) matching
+2