IC Design Engineer (STA/ Synthesis)

Broadcom

Allentown (Lehigh County)

On-site

USD 144,000 - 230,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Broadcom is seeking a lead STA/Synthesis engineer to contribute to constraint development, STA, synthesis, audits, and timing closure of IP and ASIC blocks in advanced nodes. You will implement timing signoff methodologies, automate analyses, and drive clock tree optimization across complex designs.

The role requires extensive experience in high-complexity silicon, RTL/SoC flows, and strong collaboration across teams. Competitive base salary and annual equity opportunities are provided.

Qualifications

  • Experience with high-complexity silicon in advanced technology nodes.
  • Familiarity with timing constraint development for hierarchical designs.
  • Knowledge of clock tree planning and implementation for SoCs.
  • Experience with timing ECO creation and final timing signoff.
  • Proficiency in STA tools and scripting (Tcl, Perl).
  • Proficiency with synthesis and audit tools for complex blocks.
  • Understanding of RTL and place-and-route flows.
  • Strong problem-solving and attention to detail.
  • Excellent communication and teamwork abilities.
  • Minimum Bachelor's + 12+ years or higher education equivalents

Responsibilities

  • Develop and validate timing constraints for intricate SoC designs.
  • Perform static timing analysis using industry tools (PrimeTime, Tempus).
  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence).
  • Define timing signoff methodologies including corners and derates.
  • Conduct pre-route timing checks and QoR analysis.
  • Automate timing analysis with Tcl or Perl scripts.
  • Provide guidance on clock tree synthesis for energy efficiency.
  • Ensure compliance with timing signoff checklists.
  • Generate timing ECOs and drive timing closure for IP/ASIC blocks

Skills

STA/Timing analysis
Clock tree planning
RTL/Design experience
Scripting (Tcl, Perl)
Teamwork & communication

Education

Bachelor's degree in Electrical Engineering or related field
Master's degree or PhD preferred

Tools

PrimeTime
TCM
Tempus
DC-T
Genus
Fishtail
VCLP
Formality

Job description

USA-CA San Jose Innovation Drive


USA-CA Irvine Alton Parkway Bldg 2


USA-Allentown-1110 American Parkway NE


USA-Colorado-Fort Collins-4380 Ziegler Road


USA-CO Broomfield


Full time


R027529


Job Description:


Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes


Responsibilities Include:



  • Develop and validate timing constraints for intricate SoC designs.

  • Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus)

  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks

  • Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.

  • Conduct pre-route timing checks and quality of results (QoR) analysis.

  • Automate timing analysis processes using scripting languages such as Tcl or Perl.

  • Provide guidance on clock tree synthesis and optimization for energy-efficient designs.

  • Ensure compliance with timing signoff checklists and criteria.

  • Generate timing ECO's for timing closure

  • Drive timing closure for complex IP and ASIC blocks


Qualifications:



  • Experience with high-complexity silicon in advanced technology nodes.

  • Familiarity with timing constraint development for hierarchical designs.

  • Knowledge of clock tree planning and implementation for SoCs.

  • Experience with timing ECO creation and final timing signoff.

  • Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).

  • Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality)

  • Strong understanding of ASIC design flows, including RTL and place-and-route.

  • Excellent problem-solving skills and attention to detail.

  • Effective communication and teamwork abilities.

  • Ability to work independently in a fast paced, cross geographical environment.

  • Direct or indirect experience with RTL/ Design is a plus

  • At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable


Compensation and Benefits


The annual base salary range for this position is USD 143,800.00 To USD 230,000.00


As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.


Welcome! Thank you for your interest in Broadcom!


We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.


For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.


Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • Broomfield (CO)

On-site
USD 144,000 - 230,000
Medical plans
Dental plans
Vision plans
+5
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

8413 LSI Corporation • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity awards
Physical Design Engineer
Physical Design Engineer

Broadcom • Broomfield (CO)

On-site
USD 144,000 - 230,000
Physical Design Engineer
Physical Design Engineer

Broadcom • Allentown

On-site
USD 144,000 - 230,000
Discretionary annual bonus
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Broomfield (CO)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Equity grant
Equity awards
+6
Design Implementation Engineer
Design Implementation Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental & vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant
Annual equity awards
+5
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3