Hybrid CPU Clock Design Engineer: Timing & CTS Innovator

Intel Corporation

Santa Clara (CA)

Hybrid

USD 106,000 - 269,000

Full time

12 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Hybrid work model

Job summary

Intel Corporation is seeking a CPU Clock Design Engineer to help design, implement, analyze, and optimize clock distribution networks for next-generation CPU and SoC products. You will collaborate with architecture, design, physical implementation, validation, and EDA teams to ensure timing closure and high performance.

Join a team that drives clocking technologies and methodologies, with opportunities to influence future design flows and automation across the product lifecycle.

Qualifications

  • Bachelor's degree in Electrical/Computer Engineering, Computer Science, or a related STEM field with 3+ years of experience.
  • Or a Master's in the same field with 1+ years of educational or work experience.
  • Experience in three or more areas from the list (digital circuit design, VLSI design, physical design, CTS, STA, logic design, custom circuit design, semiconductor design methodologies) and programming/scripting in Python, Perl, TCL, or Shell.

Responsibilities

  • Design, implement, and optimize clock distribution networks for high-performance CPU and SoC products.
  • Contribute to clock architecture development and clock tree synthesis (CTS) methodologies.
  • Perform timing analysis and support timing closure across complex semiconductor designs.
  • Develop custom circuits, library cells, and clock-related design solutions.
  • Analyze performance, power, area, and timing tradeoffs to improve product efficiency.
  • Create automation solutions using scripting and programming languages to improve design productivity.
  • Collaborate with architecture, design, physical implementation, validation, and EDA teams.
  • Support debug, validation, and optimization activities throughout the product development lifecycle.
  • Drive technical issues to closure while maintaining high-quality engineering standards.
  • Influence future methodologies, design flows, and clocking technologies.

Skills

Digital circuit design
VLSI design
Physical design
Clock tree synthesis
Static timing analysis
Logic design
Custom circuit design
Semiconductor design methodologies
Python/Perl/TCL/Shell

Education

Bachelor's degree in Electrical/Computer Engineering, Computer Science, or related STEM field
Master's degree in Electrical/Computer Engineering or related field

Tools

Full-chip design tools and flows

Job description

Intel Corporation is seeking a CPU Clock Design Engineer to help design, implement, analyze, and optimize clock distribution networks for next-generation CPU and SoC products. You will collaborate with architecture, design, physical implementation, validation, and EDA teams to ensure timing closure and high performance.

Join a team that drives clocking technologies and methodologies, with opportunities to influence future design flows and automation across the product lifecycle.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Clock Design Engineer — Hybrid Work & Innovation
CPU Clock Design Engineer — Hybrid Work & Innovation

Intel Corporation • Austin (TX)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Health benefits
+2
CPU Clock Design Engineer — High-Performance Timing
CPU Clock Design Engineer — High-Performance Timing

Intel Corporation • Hillsboro (OR)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Hybrid Clock Architect for High-Performance CPUs
Hybrid Clock Architect for High-Performance CPUs

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 106,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Hybrid CPU Clock Design Engineer
Hybrid CPU Clock Design Engineer

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 106,000 - 269,000
Stock bonuses
Health benefits
Hybrid work model
+1
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 106,000 - 269,000
Hybrid work model
CPU RTL Design Engineer – Hybrid Work
CPU RTL Design Engineer – Hybrid Work

Intel • Austin (TX)

Hybrid
USD 91,000 - 173,000
Health benefits
Stock purchase plan
Hybrid work model
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Competitive bonus program
RSU grants
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Health benefits
+2
Hybrid RTL Design Engineer — CPU Logic & Architecture
Hybrid RTL Design Engineer — CPU Logic & Architecture

Intel • Hillsboro (OR)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks paid vacation
4-week sabbatical every four years
+2