CPU Clock Design Engineer — High-Performance Timing

Intel Corporation

Hillsboro (OR)

Hybrid

USD 106,000 - 269,000

Full time

2 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Hybrid work model
Stock bonuses

Job summary

Intel Corporation is seeking a CPU Clock Design Engineer to help design, implement, and optimize clock distribution networks for high-performance CPU and SoC products. You will perform timing analysis, develop clock-related circuits, and collaborate across architecture, design, and EDA teams.

You will contribute to CTS methods, analyze power, area and timing tradeoffs, and drive automation to improve productivity. Hybrid work model and competitive compensation are offered.

Qualifications

  • Bachelor’s degree in Electrical/Computer Engineering, Computer Science or related STEM field.
  • 3+ years of related experience; or a Master’s degree with 1+ year of experience.
  • Experience in multiple listed design and timing areas as described.

Responsibilities

  • Design, implement, and optimize clock distribution networks for CPU/SoC products.
  • Contribute to clock CTS methodologies and clock architecture development.
  • Perform timing analysis and support timing closure.
  • Develop custom circuits, library cells, and clock-related solutions.
  • Analyze tradeoffs in performance, power, area, and timing.
  • Create automation using scripting to boost design productivity.
  • Collaborate with architecture, design, physical implementation, validation, and EDA teams.
  • Support debug, validation, and optimization throughout development.
  • Drive issues to closure with high engineering standards.
  • Influence future clocking methodologies and design flows.

Skills

Digital circuit design
VLSI design
Physical design
Clock tree synthesis
Static timing analysis
Logic design
Custom circuit design
Semiconductor design methodologies
Python scripting
Perl scripting
TCL/Shell scripting

Education

Bachelor's degree in Electrical/Computer Engineering or related STEM field
3+ years experience (or Masters with 1+ year)

Tools

Python

Job description

Intel Corporation is seeking a CPU Clock Design Engineer to help design, implement, and optimize clock distribution networks for high-performance CPU and SoC products. You will perform timing analysis, develop clock-related circuits, and collaborate across architecture, design, and EDA teams.

You will contribute to CTS methods, analyze power, area and timing tradeoffs, and drive automation to improve productivity. Hybrid work model and competitive compensation are offered.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Clock Design Engineer — Hybrid Work & Innovation
CPU Clock Design Engineer — Hybrid Work & Innovation

Intel Corporation • Austin (TX)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Health benefits
+2
Hybrid CPU Clock Design Engineer: Timing & CTS Innovator
Hybrid CPU Clock Design Engineer: Timing & CTS Innovator

Intel Corporation • Santa Clara (CA)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Hybrid Clock Architect for High-Performance CPUs
Hybrid Clock Architect for High-Performance CPUs

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 106,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Hybrid CPU Clock Design Engineer
Hybrid CPU Clock Design Engineer

Intel Corporation • Austin (TX), Northern (KY)

Hybrid
USD 106,000 - 269,000
Stock bonuses
Health benefits
Hybrid work model
+1
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 106,000 - 269,000
Hybrid work model
CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Austin (TX)

On-site
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
Health benefits
+2
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing
CPU Clock Design Engineer – Jitter, CTS & Low-Power Timing

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Competitive bonus program
RSU grants
Senior CPU Clock Design & Distribution Engineer
Senior CPU Clock Design & Distribution Engineer

NUVACORE • Austin (TX)

On-site
USD 140,000 - 230,000
CPU Timing Engineer: Speed-Critical, Multi-Domain Precision
CPU Timing Engineer: Speed-Critical, Multi-Domain Precision

Apple Inc. • United States

On-site
USD 160,000 - 190,000