CPU Clock Design Engineer

Intel Corporation

Austin (TX)

On-site

USD 106,000 - 269,000

Full time

6 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Hybrid work model
Stock bonuses
Health benefits
Retirement plan
Vacation

Job summary

Intel Corporation seeks a Clock Design Engineer to design and optimize clock distribution networks for next-gen CPUs. You will contribute to CTS methodologies, perform timing analysis, and develop custom clock circuits, collaborating across architecture, design, and EDA teams to ensure high-quality silicon.

The role emphasizes ownership, problem-solving, and adaptability, with emphasis on timing, power, and area tradeoffs. A hybrid work model is supported with competitive compensation.

Qualifications

  • Bachelor's degree in Electrical/Computer Engineering, Computer Science, or related STEM field.
  • Experience in three or more domains: digital circuit design, VLSI, physical design, CTS, STA, logic design, custom circuits, semiconductor methodologies.
  • Experience with programming/scripting languages such as Python, Perl, TCL, Shell.
  • PhD in Electrical/Computer Engineering or related field is a plus.

Responsibilities

  • Design, implement, and optimize clock distribution networks for high-performance CPU/SoC products.
  • Contribute to clock architecture development and CTS methodologies.
  • Perform timing analysis and support timing closure across complex designs.
  • Develop custom circuits, library cells, and clock-related design solutions.
  • Analyze performance, power, area, and timing tradeoffs to improve efficiency.
  • Create automation solutions using scripting to improve design productivity.
  • Collaborate with architecture, design, physical implementation, validation, and EDA teams.
  • Support debug, validation, and optimization throughout the product lifecycle.
  • Drive issues to closure while maintaining high-quality engineering standards.
  • Influence future methodologies, design flows, and clocking technologies.

Skills

Python
Perl
TCL
Shell
Digital circuit design
VLSI design
CTS
STA
Clocking architecture

Education

Bachelor's degree in Electrical/Computer Engineering, Computer Science, or related STEM field
PhD in Electrical/Computer Engineering or related field
Masters with 1+ years experience

Job description

Job Details

Job Description: Join a Team That Defines the Heartbeat of Next-Generation CPUs Intel is seeking passionate engineers to help develop the clocking architecture that powers our next-generation CPU products.


As a CPU Clock Design Engineer you will contribute to the design, implementation, analysis, and optimization of clock distribution networks that enable industry-leading performance, power efficiency, and product scalability.


What You'll Do


  • Design, implement, and optimize clock distribution networks for high-performance CPU and SoC products.

  • Contribute to clock architecture development and clock tree synthesis (CTS) methodologies.

  • Perform timing analysis and support timing closure across complex semiconductor designs.

  • Develop custom circuits, library cells, and clock-related design solutions.

  • Analyze performance, power, area, and timing tradeoffs to improve product efficiency.

  • Create automation solutions using scripting and programming languages to improve design productivity.

  • Collaborate closely with architecture, design, physical implementation, validation, and EDA teams.

  • Support debug, validation, and optimization activities throughout the product development lifecycle.

  • Drive technical issues to closure while maintaining high-quality engineering standards.

  • Influence future methodologies, design flows, and clocking technologies.


Behavioral Traits We Are Looking For

Strong ownership and accountability for technical deliverables.


Curiosity and passion for solving complex engineering challenges.


Effective problem-solving and analytical thinking skills.


Ability to collaborate across multiple engineering disciplines.


Strong communication skills with both technical and non-technical stakeholders.


Adaptability and willingness to learn new tools, technologies, and methodologies.


Ability to balance multiple priorities in a fast-paced environment.


Continuous focus on quality, execution, and innovation.


Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life. See Intel Benefits for more details.

IMPORTANT: By applying to this posting your resume and profile will become visible to Intel Recruiters and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned below.

Qualifications


  • You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position.

  • Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

  • Note: For information on Intel’s immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information.

  • Minimum Qualifications and Experience: Bachelor's degree in Electrical/Computer Engineering, Computer Science, or a related STEM field with 3+ years of experience. Or a Masters in the same field with 1+ years of educational or work experience.

  • Your experience listed above must be in three or more of the following: Digital circuit design, VLSI design, Physical design, Clock tree synthesis (CTS), Static timing analysis (STA), Logic design, Custom circuit design, Semiconductor design methodologies, Experience with one or more programming or scripting languages such as Python, Perl, TCL, Shell, or similar.

  • Preferred Qualifications and Experience: PhD in Electrical/Computer Engineering, or related field. Hands on experience in high frequency custom clock network design on leading edge technology nodes. Experience in clocking architecture, PLL/DLL architecture and design. Expertise in timing constraint adaptation and timing closure methodologies. Expertise in full-chip design tools and flows.


Why Join Intel

Work on technologies that power billions of devices around the world.


Gain exposure to industry-leading CPU and semiconductor development.


Learn from experts in clock design, physical design, timing analysis, and architecture.


Contribute to products built on some of the world's most advanced process technologies.


Grow your career through mentorship, technical leadership opportunities, and continuous learning.


Collaborate within a culture that values innovation, technical excellence, and teamwork.


Job Type: Shift: Shift 1 (United States of America) Primary Location: US, Texas, Austin Additional Locations: US, Oregon, Hillsboro

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.


Position of Trust N/A Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.


Annual Salary Range for jobs which could be performed in the US: $105,650.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.


Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.


* Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology. Benefits Internships Life at Intel Locations Recruitment Process

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CPU Clock Design Engineer
CPU Clock Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 106,000 - 269,000
Hybrid work model
Stock bonuses
RTL Design Engineer
RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 91,000 - 173,000
Health benefits
Stock purchase plan
Hybrid work model
RTL Design Engineer
RTL Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks paid vacation
4-week sabbatical every four years
+2
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Health benefits
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 142,000 - 269,000
RTL Design Engineer
RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks vacation
Sabbatical every 4 years
+2
SoC Analog & Mixed-Signal Design Engineer
SoC Analog & Mixed-Signal Design Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 232,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Intel • Hillsboro (OR)

On-site
USD 164,000 - 312,000
Senior CPU Front End Methodology Engineer
Senior CPU Front End Methodology Engineer

Intel Corporation • Austin (TX)

On-site
USD 164,000 - 312,000
Analog Circuit Designer (Contract)
Analog Circuit Designer (Contract)

Intel Corporation • Folsom (CA)

On-site
USD 52,000 - 200,000
Stock bonuses
Health benefits
Vacation