Design Engineering Architect – Systems and Interfaces

Cadence Design Systems, Inc.; San Jose (CA); On-site; USD 186,000 - 345,000; Full time

Benefits offered by this job

Paid vacation and holidays

401(k) employer match

Employee stock purchase plan

Medical, dental and vision plans

Job summary

Cadence Design Systems, Inc. in San Jose seeks an experienced Design Engineering Architect to enable integration and deployment of Cadence IP in customer systems. You will lead technical efforts, develop designs and training, and drive complex pre-/post-sales engagements.

The role requires RTL expertise, SoC experience, and strong communication to collaborate with sales, marketing, and engineering teams. Travel up to 10% is possible; California salary ranges from $185,500 to $344,500 annually.

Qualifications

• RTL design, verification, and debugging high-speed interfaces (PCIe/UCIe/Ethernet).
• IP integration into complex SoCs with good system-architecture understanding.
• Experience with AMBA protocols (ACE/CHI/AXI/APB).
• Proficient RTL coding in Verilog/SystemVerilog.
• End-to-end SoC implementation flows: synthesis, constraints, DFT, CDC, timing.
• Strong written and verbal communication to coordinate across teams.

Responsibilities

• Serve as technical authority for Cadence interface controllers and system IP in customer engagements.
• Lead resolution of customer issues, coordinating with cross-functional teams on pre/post-sales work.
• Develop reference designs, collateral, and application notes for IP integration.
• Develop and deliver training for customers and field engineers.
• Provide advanced technical guidance on IP integration and deployment.
• Lead product evaluations and release-readiness reviews, identify risks and usability gaps.
• Analyze customer use cases and propose product/documentation enhancements.

Skills

RTL design

Interface protocols

IP integration

AMBA ACE/CHI/AXI/APB

Verilog/SystemVerilog

SoC flows

Cross-functional comms

Education

BS in EE/CS

MS in EE/CS

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design Engineering Architect - Systems and Interfaces San Jose Job Description:

The SSG Central Applications Engineering team seeks an experienced SoC design engineer to enable the integration and deployment of Cadence IP in complex customer system designs. As a Design Engineering Architect, you will serve as a senior technical leader, enabling the successful integration and adoption of Cadence interface IP in our customers’ SoCs. In this role, you will work closely with the SSG IP sales, marketing, development engineering, and customer support teams. You will contribute to product definition, develop technical content and examples, and drive complex pre-sales and post-sales engagements. The Cadence Silicon Solutions Group (SSG) develops and licenses IP for SoC and ASIC designs, including high-performance DSPs, CPUs, interface IP, DDR controllers, hardware accelerators, and subsystems. These technologies enable applications such as machine learning, edge AI, radar, audio, speech, and vision. Leading semiconductor companies use Cadence IP in billions of chips shipped annually. This role enables customer adoption of Cadence IP and addresses complex system integration challenges.

Responsibilities:

• Serve as the technical authority for Cadence interface controllers and system-level IP integration in customer engagements.
• Lead resolution of critical customer issues and escalations, coordinating with development engineering, sales, marketing, and customer support teams on pre-sales and post-sales engagements.
• Develop reference designs, technical collateral, and application notes for IP integration, SoC design, and verification.
• Develop and deliver training for customers and field application engineers.
• Provide advanced technical guidance to customers, support teams, and field application engineers on IP integration, configuration, and system-level deployment.
• Lead product evaluations and release-readiness reviews, identifying integration risks, usability gaps, and advanced customer use cases.
• Analyze and propose enhancements to our products and documentation based on customer needs and use cases.

Required Skills:

Demonstrated expertise in the RTL design, verification, and debug of high-speed interface protocols such as PCIe, UCIe, and Ethernet.

Experience integrating IP into complex SoCs, with a strong understanding of system architecture, interfaces, and on-chip interconnects.

Experience with AMBA protocols, including ACE, CHI, AXI, and APB.

• Proficient in writing and debugging RTL (Verilog, SystemVerilog).
• Experience with end-to-end SoC implementation flows, including RTL synthesis, design constraints, DFT, CDC, and static timing analysis.
• Demonstrated ability to analyze complex hardware and system problems, identify root causes, and drive cross-functional teams to resolution.
• Strong written and verbal communication skills.

A BS in EE/CS with 12+ years, or an MS in EE/CS with 8+ years of relevant work experience. Ability to travel up to 10% of the time, including internationally.

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab)

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.