Graduate Design Verification Engineer – Hybrid, AI-Driven HW

Arm

Austin (TX)

Hybrid

USD 126,100 - 170,500

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Competitive salary
Professional development opportunities
Global Graduate Conference access
Autonomy in work

Job summary

A leading semiconductor firm is seeking a Graduate Design Verification Engineer in Austin, Texas. The role involves working with an experienced team to validate design architectures and contribute to product development. Ideal candidates will hold a degree in Computer Engineering or Electrical Engineering and possess strong programming skills, including C++, SystemVerilog, and Python. This position offers a competitive salary range of $126,100-$170,500 per year and a hybrid working environment, allowing for flexible schedules and various professional development opportunities.

Qualifications

  • Hold (or on track to hold) a degree in Computer or Electrical Engineering by August 2026.
  • In-depth knowledge of modern computer architecture concepts.
  • Demonstrated success in projects in computer architecture or digital design.

Responsibilities

  • Work on pre-silicon verification plans.
  • Collaborate with senior engineers to debug critical issues.
  • Participate in training for modern verification techniques.

Skills

C++
SystemVerilog
Java
Python
Computer architecture concepts

Education

Bachelor's or Master's degree in Computer Engineering or Electrical Engineering

Tools

Linux/Unix computing environments
Git

Job description

A leading semiconductor firm is seeking a Graduate Design Verification Engineer in Austin, Texas. The role involves working with an experienced team to validate design architectures and contribute to product development. Ideal candidates will hold a degree in Computer Engineering or Electrical Engineering and possess strong programming skills, including C++, SystemVerilog, and Python. This position offers a competitive salary range of $126,100-$170,500 per year and a hybrid working environment, allowing for flexible schedules and various professional development opportunities.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hybrid Design Verification Engineer (Mixed-Signal IC)
Hybrid Design Verification Engineer (Mixed-Signal IC)

Cirrus Logic, Inc. • Austin (TX)

Hybrid
USD 100,000 - 130,000
Senior Staff Design Verification Engineer (Hybrid)
Senior Staff Design Verification Engineer (Hybrid)

Lightmatter • Boston (MA)

On-site
USD 206,000 - 236,000
Comprehensive Health Care Plan
Retirement Savings Matching Program
Generous Time Off
+3
Entry-Level ASIC Verification Engineer — Equity Eligible
Entry-Level ASIC Verification Engineer — Equity Eligible

NVIDIA • Austin (TX)

On-site
USD 108,000 - 184,000
Competitive salaries
Generous benefits package
Equity
Senior VLSI CAD Engineer - AI-Driven Design Tools
Senior VLSI CAD Engineer - AI-Driven Design Tools

NVIDIA Corporation • Austin (TX)

On-site
USD 168,000 - 264,500
Senior DV Engineer – Hybrid/Remote (Sunnyvale or Austin)
Senior DV Engineer – Hybrid/Remote (Sunnyvale or Austin)

Quest Global • Sunnyvale (CA)

Hybrid
USD 110,000 - 140,000
Flexible work options
Collaborative work environment
ASIC Design Engineer — Hybrid, Equity & Impact
ASIC Design Engineer — Hybrid, Equity & Impact

NVIDIA Gruppe • Austin (TX)

Hybrid
USD 116,000 - 219,000
Equity
Benefits
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra
Senior ASIC/FPGA Design Engineer – VLSI for AI Infra

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 160,000 - 180,000
Competitive salary with equity
Full Medical & Dental coverage
Opportunity to work on next-generation semiconductor technology
AI Hardware Design Verification Engineer
AI Hardware Design Verification Engineer

OpenAI • Los Angeles (CA)

On-site
USD 120,000 - 160,000
Equal opportunity employer
Reasonable accommodations for disabilities
Design Verification Engineer: SystemVerilog/UVM & SoCs
Design Verification Engineer: SystemVerilog/UVM & SoCs

Amazon • Austin (TX)

On-site
USD 136,000 - 184,000
Health insurance (medical, dental, vision)
401(k) matching
Paid time off
+1
Senior Coherent Interconnect Verification Engineer
Senior Coherent Interconnect Verification Engineer

Samsung Semiconductor • Austin (TX)

On-site
USD 151,000 - 251,800
Medical, dental, and vision insurance
401(k) plan
Tuition assistance
+2