FPGA & ASIC Compute Test Design Manager

Teradyne

Reading (MA)

Hybrid

USD 156,000 - 249,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
Retirement savings plans
Life and disability insurance
Tuition assistance programs
Paid vacation & holidays

Job summary

Teradyne North Reading is seeking an ASIC and Logic Design Engineering Manager to lead a 4–6 person FPGA/digital IP team. You will design and verify FPGA/ASIC components, collaborate with multiple engineering disciplines, and drive timely, high-quality deliverables for next-generation Compute Test products.

You will oversee staffing, planning, and budget, contribute to RTL code, and mentor engineers while coordinating with cross-functional teams to meet product requirements.

Qualifications

  • We seek a candidate with BSEE or MSEE and 12+ years in Digital FPGA design and integration.
  • Minimum 5 years of experience as FPGA/ASIC project lead, driving multiple projects end-to-end.
  • Extensive RTL coding (Verilog) and digital simulation experience (Cadence).

Responsibilities

  • Lead multiple FPGA or digital IP development projects (2–3 concurrently).
  • Plan and track project schedules and budgets.
  • Manage staffing levels including full-time and contract resources.
  • Represent the FPGA team on core teams and program reviews.
  • Contribute to FPGA implementation and RTL code as needed.

Skills

RTL coding
Digital FPGA design
ASIC design
Project leadership
Verilog
Digital simulation
Static timing
Embedded processors
C/C++

Education

BSEE or MSEE

Tools

Vivado
Quartus
Cadence
Jira
Git
ClearCase
MS Project

Job description

Teradyne North Reading is seeking an ASIC and Logic Design Engineering Manager to lead a 4–6 person FPGA/digital IP team. You will design and verify FPGA/ASIC components, collaborate with multiple engineering disciplines, and drive timely, high-quality deliverables for next-generation Compute Test products.

You will oversee staffing, planning, and budget, contribute to RTL code, and mentor engineers while coordinating with cross-functional teams to meet product requirements.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead FPGA & ASIC Design Manager, Compute Test
Lead FPGA & ASIC Design Manager, Compute Test

Teradyne • North Reading (MA)

On-site
USD 156,000 - 249,000
Health benefits
Tuition assistance
Paid vacation
ASIC and Logic Design Engineering Manager (Compute Test, North Reading)
ASIC and Logic Design Engineering Manager (Compute Test, North Reading)

Teradyne • Reading (MA)

On-site
USD 156,000 - 249,000
Health insurance
Retirement savings plans
Life and disability insurance
+2
ASIC and Logic Design Engineering Manager (Compute Test, North Reading)
ASIC and Logic Design Engineering Manager (Compute Test, North Reading)

Teradyne • North Reading (MA)

On-site
USD 156,000 - 249,000
Health benefits
Tuition assistance
Paid vacation
FPGA/ASIC Methodology Engineer: Drive Design & Validation
FPGA/ASIC Methodology Engineer: Drive Design & Validation

Teradyne • Reading (MA)

On-site
USD 155,000 - 248,000
Medical insurance
Dental insurance
Vision insurance
+1
Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,600
Senior FPGA Architect: Lead High-Perf Compute
Senior FPGA Architect: Lead High-Perf Compute

Teradyne • Reading (MA)

Hybrid
USD 155,000 - 248,000
Health and well-being benefits
Tuition assistance programs
Paid vacation & holidays
Senior FPGA Architect: High-Performance Compute
Senior FPGA Architect: High-Performance Compute

Teradyne • North Reading (MA)

On-site
USD 155,000 - 248,000
FPGA & ASIC Verification Engineer - SystemVerilog/UVM
FPGA & ASIC Verification Engineer - SystemVerilog/UVM

Teradyne • Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Tuition assistance
Paid vacation
+2
FPGA Engineering Manager - Memory Test & RTL Lead
FPGA Engineering Manager - Memory Test & RTL Lead

Teradyne • Tualatin (OR)

On-site
USD 171,000 - 273,600
Health and well‑being benefits
Medical insurance
Dental insurance
+5