Firmware Design Engineer

Cadence

Mount Royal (NJ)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is seeking a High Speed SERDES PHY Firmware Design Engineer to lead firmware development for industry-standard high-speed SERDES IP. You will architect, implement, verify, test, and deploy firmware, working with cross-functional teams to ensure robust IP delivery.

The role encompasses architecture development, field debugging, and collaboration with Product Engineering and System Validation to support customer deployment and ongoing improvements.

Qualifications

  • Solid programming knowledge in C/C++ and Python.
  • Understanding of wireline communication principles.
  • Knowledge of mixed-signal circuit design and digital signal processing techniques.
  • Experience with digital verification using UVM and SystemVerilog.

Responsibilities

  • Contribute to firmware architecture development and implementation of defined firmware features.
  • Work closely with the verification team to debug and fix firmware issues found in verification simulations.
  • Participate in post-silicon testing and validation to identify firmware and hardware related issues, and implement necessary firmware improvements.
  • Interact with Product Engineering, System Validation, and Design teams to debug IP issues in the field and provide hot-fixes.
  • Help build system-level prototype control software to develop and validate adaptation, equalization, and control algorithms for high-speed SERDES.
  • Implement assigned firmware features and collaborate with verification and validation teams to ensure functionality and robustness.
  • Support the Validation team during electrical and system characterization.
  • Support the Product Engineering team during customer deployment of the IP.

Skills

C/C++
Python
SystemVerilog
UVM
DSP techniques
Wireline principles

Education

BSc or MSc in Electrical Engineering

Job description

Company Overview

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a world leader in electronic design automation and a driving force in the advancement of intellectual property. Our silicon IP portfolio exceeds 25 years of experience and is used by many of the world’s leading semiconductor and system companies. We provide an open IP platform and IP factory approach, allowing customers to design, customize, and verify IP and subsystems that fit seamlessly into their SoCs.

Position Details
High Speed SERDES PHY Firmware Design Engineer

This role is for a team of experienced engineers developing physical IP for industry‑standard high‑speed serial‑link protocols. The successful candidate will work independently and contribute to project leadership. Responsibilities span firmware development for high‑speed SERDES from architecture creation to implementation, verification, testing, and customer deployment.

Responsibilities
  • Contribute to firmware architecture development and implementation of defined firmware features.
  • Work closely with the verification team to debug and fix firmware issues found in verification simulations.
  • Participate in post‑silicon testing and validation to identify firmware and hardware related issues, and implement necessary firmware improvements.
  • Interact with Product Engineering, System Validation, and Design teams to debug IP issues in the field and provide hot‑fixes.
  • Help build system‑level prototype control software to develop and validate adaptation, equalization, and control algorithms for high‑speed SERDES.
  • Implement assigned firmware features and collaborate with verification and validation teams to ensure functionality and robustness.
  • Support the Validation team during electrical and system characterization.
  • Support the Product Engineering team during customer deployment of the IP.
Desired Skills and Qualifications
  • Solid programming knowledge in C/C++ and Python.
  • Understanding of wireline communication principles.
  • Knowledge of mixed‑signal circuit design and digital signal processing techniques.
  • Strong problem‑solving and communication skills.
  • Experience with digital verification using UVM and SystemVerilog.
  • BSc or MSc in Electrical Engineering.
Compensation and Benefits

Annual salary range for Canada (CAD): $73,500 – $136,500. Eligible for incentive compensation such as bonus, equity, and benefits. Benefits include paid vacation and holidays, leave of absence programs, RRSP, TFSA, Employee Stock Purchase Plan, group health coverage (including dental, vision, and EAP), life insurance, short‑term and long‑term disability, Global Travel Medical coverage, Business Travel Accident Insurance, and Lifestyle Spending Account.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence • San Jose (CA)

On-site
USD 101,000 - 189,000
High Speed PHY FW Engineer
High Speed PHY FW Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 101,000 - 189,000
Ingénieur en conception de micrologiciel - Firmware Design Engineer
Ingénieur en conception de micrologiciel - Firmware Design Engineer

Cadence • Mount Royal (NJ)

On-site
USD 110,000 - 170,000
Ingénieur Firmware SERDES Haute Vitesse – IP SoC
Ingénieur Firmware SERDES Haute Vitesse – IP SoC

Cadence • Mount Royal (NJ)

On-site
USD 110,000 - 170,000
Firmware Engineer – High-Speed SERDES IP (Equity)
Firmware Engineer – High-Speed SERDES IP (Equity)

Cadence • Mount Royal (NJ)

On-site
USD 120,000 - 180,000
High-Speed PHY Firmware Engineer — C/C++/Python, Equity
High-Speed PHY Firmware Engineer — C/C++/Python, Equity

Cadence Design Systems • San Jose (CA)

On-site
USD 101,000 - 189,000
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Firmware Engineer II
Firmware Engineer II

Cadence • Austin (TX)

On-site
USD 110,000 - 150,000
High-Speed SERDES PHY Firmware Engineer
High-Speed SERDES PHY Firmware Engineer

Cadence • San Jose (CA)

On-site
USD 101,000 - 189,000
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 178,500 - 331,500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1