Emulation Lead — Pre-Silicon Validation Platforms

TYLsemi

San Jose (CA)

On-site

USD 238,000 - 286,000

Full time

13 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

TYLsemi is seeking a Principal Engineer Emulation Lead to build scalable pre-silicon environments that boot real software and run meaningful workloads for firmware, software, and system validation before tapeout.

You will architect full-chip emulation environments with Palladium/ZeBu/Veloce, drive pre-silicon bring-up, and lead cross-functional verification programs while mentoring engineers to improve observability and product quality.

Qualifications

  • 10+ years of ASIC/SoC development with emulation ownership.
  • Expertise with Palladium, ZeBu, or Veloce emulation.
  • Strong RTL skills in Verilog/SystemVerilog.
  • Firmware bring-up and system debugging experience.
  • Proficiency in C/C++ and Python.
  • Excellent cross-functional debugging and technical leadership skills.
  • Proven track record leading complex verification and emulation programs.

Responsibilities

  • Architect and deploy full-chip, multi-die, and subsystem emulation environments.
  • Enable pre-silicon bring-up of boot ROM, firmware, drivers, operating systems, and application workloads.
  • Develop scalable emulation methodologies and reusable infrastructure.
  • Drive system-level validation, performance analysis, and root-cause debug across RTL, firmware, software, and verification.
  • Build automation, CI/CD workflows, regressions, and release processes that scale across engineering teams.
  • Partner with architecture, design, verification, firmware, DFT, and post-silicon teams to reduce product risk before tapeout.
  • Influence methodology, observability, debugability, and overall silicon readiness.
  • Lead complex debug spanning RTL, firmware, software, and hardware platforms.
  • Mentor engineers and influence architecture to improve observability, diagnosability, and product quality.

Skills

ASIC/SoC experience
Emulation ownership
RTL Verilog/SystemVerilog
Firmware bring-up
C/C++
Python scripting
Cross-functional leadership
Verification leadership

Education

Bachelor's degree in a related field

Tools

Palladium
ZeBu
Veloce

Job description

TYLsemi is seeking a Principal Engineer Emulation Lead to build scalable pre-silicon environments that boot real software and run meaningful workloads for firmware, software, and system validation before tapeout.

You will architect full-chip emulation environments with Palladium/ZeBu/Veloce, drive pre-silicon bring-up, and lead cross-functional verification programs while mentoring engineers to improve observability and product quality.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Emulation Architect — Pre-Silicon AI Chiplet Platform
Lead Emulation Architect — Pre-Silicon AI Chiplet Platform

TylSemi, Inc. • San Jose (CA)

Hybrid
USD 238,000 - 286,000
Emulation Lead/Principal Engineer
Emulation Lead/Principal Engineer

TylSemi, Inc. • San Jose (CA)

Hybrid
USD 238,000 - 286,000
Emulation Systems Engineer – Pre-Silicon Validation
Emulation Systems Engineer – Pre-Silicon Validation

The Consensus • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
Housing subsidy
Relocation support
+3
Senior ASIC Emulation Engineer - Lead Silicon Validation
Senior ASIC Emulation Engineer - Lead Silicon Validation

K2 Space • Los Angeles (CA)

On-site
USD 170,000 - 250,000
Paid time off
Medical insurance
Dental insurance
+2
Senior ASIC Emulation Engineer — Lead Pre-Silicon Validation
Senior ASIC Emulation Engineer — Lead Pre-Silicon Validation

Mundi • United States

On-site
USD 170,000 - 250,000
Equity
Medical/dental/vision coverage
Paid parental leave
+1
Emulation Engineer
Emulation Engineer

QFocus Technologies LLC • Sunnyvale (CA)

On-site
USD 130,000 - 180,000
Senior Emulation Architect | Pre-Silicon Prototyping
Senior Emulation Architect | Pre-Silicon Prototyping

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Potential RSU grants
Comprehensive benefits package
Emulation Verification Engineer: SoC Bring-up on Palladium
Emulation Verification Engineer: SoC Bring-up on Palladium

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
Lead Emulation Verification Architect
Lead Emulation Verification Architect

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
Principal Engineer - Emulation & Prototyping
Principal Engineer - Emulation & Prototyping

Gsme • California (MO)

On-site
USD 120,000 - 160,000