Director, SerDes IP Systems Engineering

Cadence Design Systems

San Jose (CA)

On-site

USD 179,000 - 332,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems in San Jose, CA, is seeking a Design Engineering Architect to drive advanced semiconductor design solutions and architectures. You will collaborate with cross-functional teams to deliver state-of-the-art EDA software and hardware capabilities that empower our customers to create innovative products.

Cadence emphasizes equal opportunity employment and offers a comprehensive benefits program with competitive compensation in California, including incentive opportunities and a

Job description

Cadence Design Systems in San Jose, CA, is seeking a Design Engineering Architect to drive advanced semiconductor design solutions and architectures. You will collaborate with cross-functional teams to deliver state-of-the-art EDA software and hardware capabilities that empower our customers to create innovative products.

Cadence emphasizes equal opportunity employment and offers a comprehensive benefits program with competitive compensation in California, including incentive opportunities and a

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Director, SerDes IP Systems Engineering (D2D & Modeling)
Director, SerDes IP Systems Engineering (D2D & Modeling)

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
Incentive compensation
Equity options
Benefits package
SerDes IP Systems Engineering Director Cadence
SerDes IP Systems Engineering Director Cadence

Semiconductor Engineering • San Jose (CA)

On-site
USD 190,000 - 270,000
Director, D2D SerDes IP Systems Engineering
Director, D2D SerDes IP Systems Engineering

Semiconductor Engineering • San Jose (CA)

On-site
USD 190,000 - 270,000
Senior Analog IC Design Engineer — SerDes & High-Speed I/O
Senior Analog IC Design Engineer — SerDes & High-Speed I/O

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 119,000 - 221,000
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000
Incentive compensation
Equity options
Benefits package
Senior Analog IC Designer, High-Speed SerDes + Equity
Senior Analog IC Designer, High-Speed SerDes + Equity

Cadence Design Systems • San Jose (CA)

Hybrid
USD 137,000 - 254,000
Bonus
Equity
Benefits
Lead Analog IC Design Engineer
Lead Analog IC Design Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 119,000 - 221,000
Senior Product Engineering Architect - 3D IC
Senior Product Engineering Architect - 3D IC

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 186,000 - 345,000
Lead Analog IC Design Engineer – High-Speed SerDes
Lead Analog IC Design Engineer – High-Speed SerDes

Cadence • San Jose (CA)

On-site
USD 119,000 - 221,000
401(k) plan with employer match
Medical, dental and vision plans
Paid vacation and holidays