Director, SerDes IP Systems Engineering

Cadence Design Systems

San Jose (CA)

On-site

USD 179,000 - 332,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence Design Systems in San Jose, CA, is seeking a Design Engineering Architect to drive advanced semiconductor design solutions and architectures. You will collaborate with cross-functional teams to deliver state-of-the-art EDA software and hardware capabilities that empower our customers to create innovative products.

Cadence emphasizes equal opportunity employment and offers a comprehensive benefits program with competitive compensation in California, including incentive opportunities and a

Job description

Cadence Design Systems in San Jose, CA, is seeking a Design Engineering Architect to drive advanced semiconductor design solutions and architectures. You will collaborate with cross-functional teams to deliver state-of-the-art EDA software and hardware capabilities that empower our customers to create innovative products.

Cadence emphasizes equal opportunity employment and offers a comprehensive benefits program with competitive compensation in California, including incentive opportunities and a

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
SerDes IP Systems Engineering Director
SerDes IP Systems Engineering Director

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Senior Digital Implementation Architect - AI & EDA Leader
Senior Digital Implementation Architect - AI & EDA Leader

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Principal Serdes Applications Engineer – PCIe/CXL/Ethernet
Principal Serdes Applications Engineer – PCIe/CXL/Ethernet

Cadence Design Systems • San Jose (CA)

On-site
USD 123,200 - 228,800
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Director of SerDes IP Systems Engineering (D2D)
Director of SerDes IP Systems Engineering (D2D)

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Director, System Integration & Architecture
Director, System Integration & Architecture

Cadence • San Jose (CA)

On-site
USD 178,000 - 332,000
Principal Analog IC Design Engineer, High Speed SerDes
Principal Analog IC Design Engineer, High Speed SerDes

Cadence Design Systems • San Jose (CA)

On-site
USD 136,500 - 253,500
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
Senior Principal Mixed-Signal Design Engineer (SerDes IP)
Senior Principal Mixed-Signal Design Engineer (SerDes IP)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Analog IC Architect — SerDes & High-Speed I/O
Senior Analog IC Architect — SerDes & High-Speed I/O

Cadence • Mount Royal (NJ)

On-site
USD 180,000 - 240,000