Design Architect – Systems & Interfaces (IP Integration)

Cadence

Austin (TX)

Presencial

USD 186.000 - 345.000

Jornada completa

Hace 3 días
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Equity options
Bonus potential

Descripción de la vacante

Cadence Design Systems seeks an experienced Design Engineering Architect to enable integration and deployment of Cadence IP in complex customer SoCs. You will lead technical engagements, craft reference designs and training, and drive pre- and post-sales activities with cross-functional teams.

The role requires deep RTL expertise, strong system-level understanding, and travel up to 10% including international. California salary range applies with incentives potential.

Formación

  • Expertise in RTL design, verification and debug of high-speed interfaces (PCIe, UCIe, Ethernet).
  • Experience integrating IP into complex SoCs with strong system architecture understanding.
  • Proficient in Verilog and SystemVerilog RTL.
  • Experience with end-to-end SoC flows including synthesis, constraints, DFT, CDC and static timing analysis.
  • Ability to analyze complex hardware issues and drive cross-functional resolution.
  • Travel up to 10%, including international, is expected.

Responsabilidades

  • Serve as the technical authority for Cadence interface controllers and system IP integration in customer engagements.
  • Lead resolution of critical customer issues and escalations with cross-functional teams.
  • Develop reference designs, technical collateral and application notes for IP integration and SoC design.
  • Develop and deliver training for customers and field engineers.
  • Provide advanced technical guidance on IP integration and deployment.
  • Lead product evaluations and release-readiness reviews, identifying gaps and risks.
  • Analyze feedback to propose product/documentation improvements.

Conocimientos

PCIe
UCIe
Ethernet
RTL design
Verilog
SystemVerilog
AMBA protocols
ACE
CHi/AXI/APB
DFT
CDC
STA
System architecture
Cross-functional leadership
Technical presentation

Educación

BS in EE/CS with 12+ years
MS in EE/CS with 8+ years

Descripción del empleo

Cadence Design Systems seeks an experienced Design Engineering Architect to enable integration and deployment of Cadence IP in complex customer SoCs. You will lead technical engagements, craft reference designs and training, and drive pre- and post-sales activities with cross-functional teams.

The role requires deep RTL expertise, strong system-level understanding, and travel up to 10% including international. California salary range applies with incentives potential.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior Design Architect: Systems & Interface IP
Senior Design Architect: Systems & Interface IP

Cadence • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Senior Design Architect - SoC Systems & Interface IP
Senior Design Architect - SoC Systems & Interface IP

Cadence Design Systems, Inc. • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation and holidays
401(k) employer match
Employee stock purchase plan
+1
Design Engineering Architect - Systems and Interfaces
Design Engineering Architect - Systems and Interfaces

Cadence • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Design Engineering Architect – Systems and Interfaces
Design Engineering Architect – Systems and Interfaces

Cadence • Austin (TX)

Presencial
USD 186.000 - 345.000
Equity options
Bonus potential
Design Engineering Architect – Systems and Interfaces
Design Engineering Architect – Systems and Interfaces

Cadence • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation
Paid holidays
401(k) matching
+2
Senior Design Engineering Architect Systems & Interfaces
Senior Design Engineering Architect Systems & Interfaces

Cadence • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation
Paid holidays
401(k) matching
+2
Director, SerDes IP & Systems Architecture
Director, SerDes IP & Systems Architecture

Cadence Design Systems, Inc. • San Jose (CA)

Presencial
USD 150.000 - 210.000
Comprehensive benefits
Incentive opportunities
Director, SerDes IP Systems Engineering
Director, SerDes IP Systems Engineering

Cadence Design Systems • San Jose (CA)

Presencial
USD 179.000 - 332.000
Director, SerDes IP Systems Engineering
Director, SerDes IP Systems Engineering

Cadence Design Systems, Inc. • San Jose (CA)

Presencial
USD 150.000 - 210.000
Comprehensive benefits
Incentive opportunities
Design Engineering Architect – Systems and Interfaces
Design Engineering Architect – Systems and Interfaces

Cadence Design Systems, Inc. • San Jose (CA)

Presencial
USD 186.000 - 345.000
Paid vacation and holidays
401(k) employer match
Employee stock purchase plan
+1