Director, Memory Interface Marketing & Ecosystem

Rambus

San Jose (CA)

Hybrid

USD 187,000 - 348,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Hybrid work model
Competitive compensation package

Job summary

Rambus is seeking an experienced Director of Technical Marketing to bridge customers, ecosystem partners, engineering, and product teams for memory interface chip solutions.

The role focuses on technical product positioning, requirements, and ecosystem engagement across DDR6, MRDIMM, and related memory architectures, collaborating with Rambus’ Memory Interface Chips BU Marketing & BD teams.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering or related technical field; advanced degree preferred.
  • 12+ years in semiconductors with memory subsystems, server architectures, or memory modules.
  • Strong knowledge of DDR5/DDR6, RDIMM, MRDIMM and memory ecosystems.
  • Experience with processor vendors, SoC firms, DRAM suppliers, OEMs/ODMs and hyperscalers.
  • Ability to translate technical requirements into product marketing collateral and customer communications.

Responsibilities

  • Develop PRDs for memory interface chip products throughout the lifecycle.
  • Author, edit, and publish technical collateral (datasheets, white papers, notes, presentations).
  • Serve as the primary technical interface to processor vendors and ecosystem partners.
  • Lead ecosystem enablement activities and qualification milestones.
  • Collaborate with engineering, product management, sales, and partners on technical strategy.

Skills

Memory subsystems
Technical marketing
Ecosystem partnerships
JEDEC standards
Public speaking

Education

Bachelor's in Electrical/Computer Engineering

Tools

PRD development tools
AI-assisted content tools
Datasheet authoring

Job description

Rambus is seeking an experienced Director of Technical Marketing to bridge customers, ecosystem partners, engineering, and product teams for memory interface chip solutions.

The role focuses on technical product positioning, requirements, and ecosystem engagement across DDR6, MRDIMM, and related memory architectures, collaborating with Rambus’ Memory Interface Chips BU Marketing & BD teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Dir Solution Marketing
Dir Solution Marketing

Rambus • San Jose (CA)

Hybrid
USD 187,000 - 348,000
Hybrid work model
Competitive compensation package
Memory Subsystem Architect: DDR6/HBM & High-Speed PHY
Memory Subsystem Architect: DDR6/HBM & High-Speed PHY

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Senior Memory Subsystem Architect for DDR5/6 & HBM
Senior Memory Subsystem Architect for DDR5/6 & HBM

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Technical Director, Validation — Memory Interfaces
Technical Director, Validation — Memory Interfaces

Semiconductor Engineering • Johns Creek (GA), Northern (KY)

Hybrid
USD 180,000 - 230,000
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
Memory Controller Architect & Director for AI Datacenters
Memory Controller Architect & Director for AI Datacenters

Semiconductor Engineering • San Jose (CA)

On-site
USD 190,000 - 270,000
Senior Principal DDR4/DDR5 Memory Validation Engineer
Senior Principal DDR4/DDR5 Memory Validation Engineer

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Equity
Employee benefits
Senior Analog/Mixed-Signal Design Engineer (DDR/High-Speed)
Senior Analog/Mixed-Signal Design Engineer (DDR/High-Speed)

Rambus.com • Johns Creek (GA)

Hybrid
USD 169,000 - 254,000
Gym membership
Equity/Stock options
Matching 401(k)
+2
Memory Controller Architect & Technical Director, SIP
Memory Controller Architect & Technical Director, SIP

Semiconductor Engineering • San Jose (CA)

On-site
USD 180,000 - 300,000