A complete application in a minute
Tailored resume and cover letter, ready to send.
Rambus is seeking a Senior Principal Engineer in San Jose, CA, to lead memory subsystem architecture for next-generation DRAM solutions. You will drive DDR5/6, LPDDR5/6, and HBM architectures, collaborate with ASIC/PHY teams, and guide design verification and interoperability efforts.
The role reports to the VP of Engineering within the Memory Interface Division, and Rambus emphasizes hybrid work with onsite emphasis and remote options.
Rambus is seeking a Senior Principal Engineer in San Jose, CA, to lead memory subsystem architecture for next-generation DRAM solutions. You will drive DDR5/6, LPDDR5/6, and HBM architectures, collaborate with ASIC/PHY teams, and guide design verification and interoperability efforts.
The role reports to the VP of Engineering within the Memory Interface Division, and Rambus emphasizes hybrid work with onsite emphasis and remote options.