Digital IC Design Engineer – Low-Power DSP

NeuroTechX

South San Francisco (CA)

On-site

USD 116,000 - 234,000

Full time

18 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision insurance
Equity (RSUs)
401(k) plan
Paid holidays
Commuter benefits
Meals provided
Parental leave
Flexible time off

Job summary

Neuralink is seeking a Digital IC Design Engineer in California to deliver RTL and micro-architecture for high‑throughput, low‑power DSPs and accelerators enabling brain‑machine interfaces. You will work on IPs, on‑chip buses, video/audio/AI accelerators, and collaborate with firmware teams.

Required: a BS in EE/CS, 5+ years in digital design, and proficiency in SystemVerilog, C/C++, Python. Experience with RTL, architecture, and complex digital systems is essential for this role.

Qualifications

  • BS in EE and/or CS or equivalent experience.
  • Evidence of exceptional ability in electrical engineering, computer science, or computer engineering.
  • 5+ years of experience in digital design.
  • Experience with SystemVerilog, C/C++, Python.

Responsibilities

  • RTL implementation and micro-architecture for low-power DSPs and accelerators.
  • Design and optimization of hardware/software interfaces with firmware teams.
  • Architecture optimization considering process tech, workloads, and energy/performance.
  • Collaborate on silicon bring-up tests with verification engineers.

Skills

SystemVerilog
C/C++
Python
Digital design
RTL design
Architecture design

Education

Bachelor of Science in Electrical Engineering or Computer Science

Job description

Neuralink is seeking a Digital IC Design Engineer in California to deliver RTL and micro-architecture for high‑throughput, low‑power DSPs and accelerators enabling brain‑machine interfaces. You will work on IPs, on‑chip buses, video/audio/AI accelerators, and collaborate with firmware teams.

Required: a BS in EE/CS, 5+ years in digital design, and proficiency in SystemVerilog, C/C++, Python. Experience with RTL, architecture, and complex digital systems is essential for this role.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital IC Design Intern for Next-Gen Brain Interfaces
Digital IC Design Intern for Next-Gen Brain Interfaces

Neuralink • South San Francisco (CA)

On-site
Medical insurance
Dental insurance
Vision insurance
+6
Low-Power Digital IC Design Engineer Intern
Low-Power Digital IC Design Engineer Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 41,000 - 55,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Remote Digital IC Design Engineer — High-Performance SoCs
Remote Digital IC Design Engineer — High-Performance SoCs

Apple • San Diego (CA)

Remote
DSP Hardware Design Engineer — AI/Accelerator Focus
DSP Hardware Design Engineer — AI/Accelerator Focus

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) match
Employee stock purchase plan
+1
SoC Verification Engineer: High-Impact ASIC DSP
SoC Verification Engineer: High-Impact ASIC DSP

Socket.dev • South San Francisco (CA)

On-site
USD 131,000 - 243,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+3
Digital Design Engineer
Digital Design Engineer

Cirrus Logic • Chandler (AZ)

On-site
USD 85,000 - 115,000
Embedded DSP Engineer for Neural Interface Tech
Embedded DSP Engineer for Neural Interface Tech

Neuralink • South San Francisco (CA), Austin (TX)

On-site
USD 121,000 - 231,000
World-changing impact
Growth potential
Health insurance
+6
Digital IC Design Engineer Intern
Digital IC Design Engineer Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 41,000 - 55,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Senior Digital RTL Engineer - AI-Enhanced, Low-Power
Senior Digital RTL Engineer - AI-Enhanced, Low-Power

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 110,000 - 160,000
Medical plan
Dental plan
Vision plan
+3
Digital IC Design Engineer Intern
Digital IC Design Engineer Intern

Neuralink • South San Francisco (CA)

On-site
Medical insurance
Dental insurance
Vision insurance
+6