Embedded DSP Engineer for Neural Interface Tech

Neuralink

South San Francisco, Austin (CA, TX)

In loco

USD 121.000 - 230.500

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

World-changing impact
Growth potential
Health insurance
Paid holidays
Meals provided
Equity RSUs
401(k) plan
Parental leave
Flexible time off

Descrizione del lavoro

Neuralink is seeking a talented Signal Processing Engineer to design, develop, and optimize on-chip DSP algorithms for real-time neural interfaces within custom SoCs.

You will create hardware-friendly, fixed-point aware solutions and work with SoC, Firmware and ML teams to deliver production-ready processing We offer a base salary range of $121,000 – $230,500 with RSU equity for full-time employees, comprehensive benefits, and a culture that aims to restore movement and enable new human-digital

Competenze

  • BS/MS/PhD in Electrical/Computer Engineering, Signal Processing, or related field.
  • 3+ years in DSP algorithm development for embedded/hardware-constrained implementations.
  • Strong fundamentals in analog and digital signal processing.

Mansioni

  • Design and develop DSP algorithms for neural activity sensing and cortex health monitoring.
  • Develop fixed-point/quantized algorithms optimized for constrained hardware.
  • Translate algorithms to hardware-friendly representations and verify them.
  • Map algorithms to architecture with tradeoffs in accuracy, latency, power, and resources.
  • Collaborate with digital design to define micro-architectures for on-chip processing pipelines.

Conoscenze

DSP fundamentals
Python & C
Embedded systems

Formazione

BS/MS/PhD in Electrical/Computer Engineering or related field

Strumenti

Verilog/VHDL
DSP cores/accelerators
Embedded tooling

Descrizione del lavoro

Neuralink is seeking a talented Signal Processing Engineer to design, develop, and optimize on-chip DSP algorithms for real-time neural interfaces within custom SoCs.

You will create hardware-friendly, fixed-point aware solutions and work with SoC, Firmware and ML teams to deliver production-ready processing We offer a base salary range of $121,000 – $230,500 with RSU equity for full-time employees, comprehensive benefits, and a culture that aims to restore movement and enable new human-digital

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Signal Processing Engineer
Signal Processing Engineer

Neuralink • Austin (TX), South San Francisco (CA)

In loco
USD 121.000 - 230.500
World-changing impact
Growth potential
Health insurance
+6
Brain-Interface SoC Co-Design Engineer (DSP/AI)
Brain-Interface SoC Co-Design Engineer (DSP/AI)

Roboticsconnected • Austin (TX)

In loco
USD 151.000 - 261.000
Equity (RSUs)
401(k) plan
Medical insurance
+7
Hardware/ Software Co-Design Engineer
Hardware/ Software Co-Design Engineer

Neuralink • Austin (TX)

In loco
USD 151.000 - 261.000
Excellent medical, dental, and vision insurance
Paid holidays
Commuter benefits
+5
Hardware/ Software Co-Design Engineer
Hardware/ Software Co-Design Engineer

Roboticsconnected • Austin (TX)

In loco
USD 151.000 - 261.000
Equity (RSUs)
401(k) plan
Medical insurance
+7
Brain-Interface Embedded Firmware Engineer
Brain-Interface Embedded Firmware Engineer

Neuralink • San Francisco (CA)

In loco
USD 119.000 - 281.000
Excellent medical, dental, and vision insurance
Flexible time off
Equity (RSUs)
Brain Interfaces Software Engineer — Implant & SDK (Equity)
Brain Interfaces Software Engineer — Implant & SDK (Equity)

Neuralink • San Francisco (CA)

In loco
USD 119.000 - 200.000
Medical, dental, and vision insurance
Paid holidays
Meals provided
+1
Brain-Interface SoC Verification Engineer | Equity RSUs
Brain-Interface SoC Verification Engineer | Equity RSUs

Neuralink • San Francisco (CA)

In loco
USD 131.000 - 243.000
Equity (RSUs)
401(k) plan
Paid holidays
+2
Electrical Engineer, Implant Embedded Systems
Electrical Engineer, Implant Embedded Systems

NeuroTechX • South San Francisco (CA)

In loco
USD 110.000 - 238.000
Equity (RSUs)
401(k) plan
Parental leave
+4
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

NeuroTechX • South San Francisco (CA)

In loco
USD 125.000 - 291.000
Medical insurance
Dental insurance
Vision insurance
+7
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • California

In loco
USD 125.000 - 291.000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3