DFT Power & Thermal Methodology Architect

NVIDIA Gruppe

Santa Clara (CA)

On-site

USD 196,000 - 368,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

NVIDIA Gruppe is seeking a DFT Engineer to drive innovations in AI for chip design. You will develop low power and thermal solutions, collaborate with diverse teams, and mentor junior engineers.

The ideal candidate holds a BSEE, MSEE, or PhD with extensive experience in DFT design and power analysis. The role also offers competitive salary options ranging from $196,000 to $368,000 based on experience and level.

Qualifications

  • 12+ years of experience for BSEE, 10+ for MSEE, or 6+ years for PhD.
  • Excellent communication skills and curiosity.
  • Experience managing DFT Power Methodology for designs.

Responsibilities

  • Develop low power and thermal solutions for manufacturing tests.
  • Collaborate with multi-functional teams for improving chip quality.
  • Perform post-silicon data analysis for next-gen solutions.

Skills

Experience in DFT design & power
Knowledge in power analysis & thermal analysis
Statistical tools for data analysis
Experience using AI for EDA
Silicon debug and bring-up on ATE or SLT
Strong programming skills

Education

BSEE/MSEE/PhD in relevant fields

Tools

DFT tools
Thermal analysis tools
AI coding harnesses

Job description

NVIDIA Gruppe is seeking a DFT Engineer to drive innovations in AI for chip design. You will develop low power and thermal solutions, collaborate with diverse teams, and mentor junior engineers.

The ideal candidate holds a BSEE, MSEE, or PhD with extensive experience in DFT design and power analysis. The role also offers competitive salary options ranging from $196,000 to $368,000 based on experience and level.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Power & Thermal Methodology Engineer AI-Driven
Senior DFT Power & Thermal Methodology Engineer AI-Driven

Segment (Twilio) • Santa Clara (CA)

On-site
USD 196,000 - 368,000
Equity
Benefits
Senior DFT Power Methodology Engineer
Senior DFT Power Methodology Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 196,000 - 368,000
Equity
Benefits
Senior DFT Power Methodology Engineer
Senior DFT Power Methodology Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 196,000 - 368,000
Senior DFT Power Methodology Engineer | Equity Options
Senior DFT Power Methodology Engineer | Equity Options

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 196,000 - 368,000
Equity compensation
Health benefits
Career growth opportunities
Senior DFT Power Methodology Engineer
Senior DFT Power Methodology Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 196,000 - 368,000
Equity compensation
Health benefits
Career growth opportunities
Senior DFT Engineer
Senior DFT Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Comprehensive benefits package
Equity options
Competitive salaries
Senior ASIC Design Engineer - DFX
Senior ASIC Design Engineer - DFX

Nvidia Corporation • Santa Clara (CA)

On-site
USD 168,000 - 310,500
Equity
Benefits
Senior ASIC Timing Engineer, DFT
Senior ASIC Timing Engineer, DFT

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 264,500
Equity
Benefits
SoC DFT Engineer for AI/ML Accelerated Chips — Equity
SoC DFT Engineer for AI/ML Accelerated Chips — Equity

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
Equity options
Comprehensive benefits package
Senior DFT Engineer
Senior DFT Engineer

Nvidia Corporation in • Santa Clara (CA)

Hybrid
USD 168,000 - 311,000
Equity compensation
Comprehensive benefits
Hybrid work model