DFT Methodology Engineer

NVIDIA Corporation

Santa Clara (CA)

On-site

USD 168,000 - 310,500

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA is seeking a DFT Methodology Engineer to drive advanced test access mechanisms, I1149.1/I1500/I1687, memory BIST, and DFX security for multi-million gate SoCs in Santa Clara, CA. You will partner with RTL, timing, physical design, and software teams to shape next-gen products and validate designs through silicon bring-up.

The role requires a Master’s in EE or related field and 10+ years of hands-on experience in DFT, SoC architecture, RTL design, and verification.

Qualifications

  • Master’s degree in Electrical Engineering or related field with proven experience in DFT or related domains.
  • 10+ years of hands-on experience in SoC architecture, RTL design, and verification.
  • Analytical skills in verification and validation of test patterns and logic on complex designs using vendor tools.
  • Exposure to RTL & clocks design, STA, place-and-route and power for right trade-offs.
  • Experience in silicon debug and bring-up on the ATE with test program development.

Responsibilities

  • Own and work with cross-functional teams, implementing state-of-the-art designs in test access mechanisms and DFT architectures.
  • Architect, develop and deploy DFT methodologies for next generation products, collaborating with RTL, timing, and physical design teams.
  • Mentor junior engineers on test designs and trade-offs including cost and quality.

Skills

DFT engineering
SoC architecture
RTL design
Verification
Test patterns

Education

Master’s degree in Electrical Engineering or related field

Job description

We are now looking for a DFT Methodology Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. Design‑for‑Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post‑silicon validation on some of the industry's most complex semiconductor chips.

What you’ll be doing
  • Own and work with cross‑functional teams, implementing state‑of‑the‑art designs in test access mechanisms, I1149.1, I1500, I1687, 1838, memory BIST, scan and memory dump and DFX security methodology.
  • Help architect, develop and deploy DFT methodologies for our next generation products including RTL design, Verification, pattern generation, partnering with teams like timing, physical design, software, bring‑up, production.
  • Mentor junior engineers on test designs and trade‑offs including cost and quality.
What we need to see
  • Master’s degree (or equivalent experience) in Electrical Engineering or related field with proven experience in DFT or related domains.
  • 10+ years of hands‑on experience in SoC architecture, RTL design, and verification.
  • Excellent analytical skills in verification and validation of test patterns and logic on complex and multi‑million gate designs using vendor tools.
  • Good exposure to cross‑functional areas including RTL & clocks design, STA, place‑and‑route and power, to ensure we are making the right trade‑offs.
  • Experience in silicon debug and bring‑up on the ATE with an understanding of pattern formats, failure processing, and test program development.
  • Knowledge of DFT security and hardware system security is a plus.
  • Exceptional written and oral interpersonal skills with curiosity to work on rare challenges.
Benefits

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level4, and 196,000 USD - 310,500 USD for Level5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until July17,2026.

NVIDIA offers highly competitive salaries and a comprehensive benefits package. NVIDIA is committed to fostering an inclusive work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Methodology Engineer
Senior DFT Methodology Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Hybrid work model
Equity
Senior DFT Engineer
Senior DFT Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Comprehensive benefits package
Equity options
Competitive salaries
DFT Engineer - New College Grad
DFT Engineer - New College Grad

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Equity
Benefits
Senior DFT Engineer
Senior DFT Engineer

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior DFT Engineer - Next-Gen Test & Validation
Senior DFT Engineer - Next-Gen Test & Validation

NVIDIA • Santa Clara (CA)

On-site
Confidential
Senior DFT Engineer
Senior DFT Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 196,000 - 311,000
Equity compensation
Benefits package
Senior ASIC Design Engineer - DFT
Senior ASIC Design Engineer - DFT

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior ASIC Design Engineer - DFT
Senior ASIC Design Engineer - DFT

NVIDIA • Town of Montana (WI)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior DFT Engineer - Post Silicon
Senior DFT Engineer - Post Silicon

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Senior DFT Engineer - Post Silicon
Senior DFT Engineer - Post Silicon

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits package