DFT Engineer - ASIC Test & Validation

The Boeing Company

El Segundo (CA)

On-site

USD 99,000 - 198,000

Full time

6 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

The Boeing Company is seeking Design-for-Test (DFT) Engineers — ASIC Backend to join Boeing Electronic Products in El Segundo or Huntington Beach, CA. The role designs and validates DFT architectures for advanced digital subsystems in aerospace.

You will work onsite, progressing from junior to principal levels, with responsibilities spanning TAP/JTAG, IJTAG, boundary scan, MBIST, ATPG, and silicon debug, plus collaboration across teams and external partners.

Qualifications

  • US Citizenship is required to obtain a U.S. security clearance.
  • BS in Engineering or related field (Electrical/Computer) or non-US equivalent.
  • 2+ years of Design for Testability (DFT) experience.
  • Strong knowledge of ASIC/logic design flow, HDL (Verilog/SystemVerilog).
  • Hands-on with TAP/JTAG, IJTAG, Boundary Scan, MBIST, ATPG, at-speed test, silicon debugging.
  • Proficient in Tcl/Perl/Python scripting and DFT verification methodologies.
  • Excellent analytical, problem-solving and communication skills.

Responsibilities

  • Design and implement DFT architectures: TAP/JTAG, IJTAG (IEEE 1687), Boundary Scan (BSCAN), MBIST, and scan compression.
  • Develop and validate TAP/JTAG and IJTAG infrastructures, BSDL/ICL/PDL artifacts, and ATPG pattern generation.
  • Drive pattern generation, coverage optimization, memory test validation, and silicon debug (scan, at-speed, bring-up).
  • Integrate DFT features across the chip design flow and collaborate with cross-functional teams for robust DFT integration.
  • Coordinate with external partners/customers on DFT interfaces and security requirements.
  • Contribute to development and deployment of DFT methodologies for next-generation products.
  • Occasional travel and after-hours meetings during critical milestones.

Skills

TAP/JTAG
IJTAG
Boundary Scan
MBIST
ATPG
Verilog/SystemVerilog
Scripting (Tcl/Perl/Python)
DFT verification
Problem solving

Education

BS in Engineering (Electrical/Computer)

Job description

The Boeing Company is seeking Design-for-Test (DFT) Engineers — ASIC Backend to join Boeing Electronic Products in El Segundo or Huntington Beach, CA. The role designs and validates DFT architectures for advanced digital subsystems in aerospace.

You will work onsite, progressing from junior to principal levels, with responsibilities spanning TAP/JTAG, IJTAG, boundary scan, MBIST, ATPG, and silicon debug, plus collaboration across teams and external partners.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Engineer - ASIC Test Architecture & Validation
DFT Engineer - ASIC Test Architecture & Validation

Boeing • El Segundo (CA)

On-site
USD 99,000 - 133,000
Relocation assistance
Onsite FPGA/ASIC Digital Design Engineer - Senior
Onsite FPGA/ASIC Digital Design Engineer - Senior

The Boeing Company • El Segundo (CA)

On-site
USD 165,000 - 223,000
DFT Engineer
DFT Engineer

Select Minds LLC • Lansing (MI)

On-site
USD 120,000 - 190,000
Day-1 Onsite
Competitive salary
Opportunity for advancement
Hybrid DFT Application Engineer — ASIC/SoC Validation
Hybrid DFT Application Engineer — ASIC/SoC Validation

Intel Corporation • United States

Hybrid
USD 122,000 - 232,000
Senior DFT Engineer for ASIC/SoC Test & Validation
Senior DFT Engineer for ASIC/SoC Test & Validation

Etched • San Jose (CA)

On-site
USD 160,000 - 230,000
Medical, dental, and vision insurance
Housing subsidy of $2k/month
Relocation support
+2
Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)
Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing • El Segundo (CA)

On-site
USD 99,000 - 133,000
Relocation assistance
DFT Engineer
DFT Engineer

Retym, Inc • Austin (TX)

On-site
USD 100,000 - 130,000
Senior ASIC/FPGA Digital Design Engineer
Senior ASIC/FPGA Digital Design Engineer

Boeing • El Segundo (CA)

Hybrid
USD 146,000 - 223,000
Senior ASIC DFT Engineer - SoC Test & Silicon Debug
Senior ASIC DFT Engineer - SoC Test & Silicon Debug

Google • United States

On-site
USD 163,000 - 237,000
DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4