DFT-Driven Hardware Design Engineer (Lead)

Experis (Austria)

Carlsbad (CA)

À distance

USD 140 000 - 190 000

Plein temps

Il y a 9 jours

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

ManpowerGroup is seeking a DFT Lead / Hardware Design Engineer to join the silicon life cycle team. You will implement DFT features (scan, MBIST, BISR, boundary scan) and drive RTL integration with testability across the design flow, coordinating with cross‑functional teams.

The role requires 8–10 years in Electrical/Computer Engineering, hands-on DFT experience, ATPG proficiency, and expertise with Tessent, Xcelium, Genus, Tempus/Primetime. US remote options available.

Qualifications

  • BS or MS in Electrical or Computer Engineering
  • 8–10 years of relevant experience
  • Experience with JTAG, scan and BIST architectures
  • Hands-on post-silicon DFT debug and release to production
  • Experience integrating 3rd‑party IPs and high‑speed macros
  • ATPG and EDA tools Tessent, Xcelium, Genus, Tempus/Primetime

Responsabilités

  • Implement DFT features: scan, MBIST, BISR, boundary scan and DFT simulations
  • Develop DFT IP with RTL integration and testability features
  • Create reusable test and debug strategies for silicon models and die configurations
  • Lead post-silicon debugging and root-cause analysis for testability failures
  • Coordinate DFT execution across pre- to post-silicon phases with cross-functional teams

Connaissances

JTAG protocols
scan architectures
MBIST
boundary scan
ATPG
post-silicon debug

Formation

Electrical or Computer Engineering, BS
Electrical or Computer Engineering, MS

Outils

Tessent
Xcelium
Genus
Tempus/Primetime

Description du poste

ManpowerGroup is seeking a DFT Lead / Hardware Design Engineer to join the silicon life cycle team. You will implement DFT features (scan, MBIST, BISR, boundary scan) and drive RTL integration with testability across the design flow, coordinating with cross‑functional teams.

The role requires 8–10 years in Electrical/Computer Engineering, hands-on DFT experience, ATPG proficiency, and expertise with Tessent, Xcelium, Genus, Tempus/Primetime. US remote options available.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

DFT Architect
DFT Architect

Acceler8 Talent • San Francisco (CA)

Sur place
USD 275 000 - 300 000
DFT Engineer
DFT Engineer

Quest Global • Santa Clara (CA)

Sur place
USD 140 000 - 190 000
DFT Lead
DFT Lead

Octopyd • Sunnyvale (CA)

Sur place
USD 180 000 - 240 000
Lead ASIC DFT Engineer
Lead ASIC DFT Engineer

ITMC Systems, Inc • San Jose (CA)

Sur place
USD 130 000 - 160 000
Principal Design-for-Test (DFT) Engineer
Principal Design-for-Test (DFT) Engineer

Celero Communications, Inc. • Irvine (CA)

Sur place
USD 200 000 - 240 000
DFT Lead
DFT Lead

Avicena Tech • Sunnyvale (CA)

Sur place
USD 180 000 - 280 000
DFT Engineer
DFT Engineer

Select Minds LLC • Lansing (MI)

Sur place
USD 120 000 - 190 000
Day-1 Onsite
Competitive salary
Opportunity for advancement
Prinicipal DFT Engineer
Prinicipal DFT Engineer

Celero Communications • Irvine (CA)

Sur place
USD 120 000 - 190 000
DFT Engineer
DFT Engineer

5 Star Recruitment • Austin (TX)

Sur place
USD 100 000 - 130 000
Principal SoC DFT Engineer
Principal SoC DFT Engineer

Nokia • San Jose (CA)

Sur place
USD 130 000 - 160 000