DFT Design Engineer

Cadence Design Systems, Inc.; Austin (TX); On-site; USD 110,000 - 170,000; Full time

Job summary

Cadence Design Systems, Inc. in Austin seeks an SoC/ASIC Digital Design Engineer with DFT expertise to drive test methodologies, including scan chain insertion, MBIST and ATPG.

The role requires hands-on experience with Verilog testbenches and debugging complex test failures, plus knowledge of JTAG/IEEE test standards and collaboration across Architecture, Design and Customer teams. The position emphasizes independent DFT task execution, a fast-paced project environment, and the use of Cadence

Qualifications

• 2-10 years of SoC/ASIC Digital Design with focus on DFT.
• Intimate knowledge of DFT insertion flows.
• Basic scan chain insertion using synthesis or other software tools.
• Experience in compression scan insertion, LBIST and other scan technologies.
• MBIST expertise.
• ATPG to meet design test coverage goals.
• Debug and analysis of failures to improve fault coverage.
• Verification of ATPG testbenches and debugging root cause of simulations.

Skills

DFT

Scan chain insertion

MBIST

ATPG

Verilog testbenches

JTAG 1149.1/6

IEEE1500

IEEE1687

Cadence tools

Tools

Cadence tools

Job description

AUSTIN

Full time

R55131

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

US citizenship Required

We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain insertion, compression scan technologies, memory built-in self-test (MBIST) and automatic test pattern generation (ATPG) is required for this position. Should follow systematic quality metrics driven ATPG pattern generation. It is highly desirable for candidate to possess hands-on knowledge of synthesis, verification and debugging Verilog testbenches.

Requirements;

• Prior 2-10 years of professional experience in SoC/ASIC Digital Design with focus on Design for Test (DFT)

• Should possess intimate knowledge of DFT insertion flows

• Basic scan chain insertion using synthesis or other software tools

• Experience in compression scan insertion, LBIST and other scan technologies

• Intimate knowledge of memory build-in self-test (MBIST)

• Expertise in Automatic Test Pattern Generation (ATPG) to achieve design test coverage goals

• Debug and Analysis of failures to improve fault coverage

• Verification of ATPG testbenches and debugging root cause of simulation mis-compares

• Working knowledge of JTAG 1149.1/6, IEEE1500 and IEEE1687

• Knowledge of timing analysis and equivalency checks would be added bonus

• US citizenship Required

• Ability to work in collaborative team environment

• Prior experience with Cadence tools and flows is highly desirable

• Should be able to finish DFT tasks independently

• Strong problem-solving skills. Exhibit discipline, thoroughness, and methodical approach in solving problems

• Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers

• Self-driven and committed individual who can work in a fast-paced project environment

  We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

• Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.