Design/SDC Engineer

Inabia Software & Consulting Inc.; San Jose (CA); Sur place; USD 140 000 - 170 000; Plein temps

Résumé du poste

Inabia Software & Consulting Inc. in San Jose, CA is seeking a Design/SDC Engineer to help close fullchip timing across multiple modes.

The role focuses on SDC development, STA analysis, and collaboration with front-end and back-end teams to refine timing constraints for seamless physical design closure. The candidate will leverage PrimeTime/Tempus and Synopsys tools, work with RTL design owners, and contribute to developing scalable methods for promoting block level SDCs to fullchip while

Qualifications

• Bachelor’s or Master’s degree in electrical/computer engineering with relevant ASIC experience.
• 7+ years (Bachelor) or 5+ years (Master) of ASIC or related work experience.
• Experience with block/full chip SDC development in functional and test modes.
• Familiarity with timing analysis and SDC/STA tools.

Responsabilités

• Oversee fullchip SDCs and coordinate with physical design and DFT teams to close fullchip timing in multiple timing modes.
• Option to perform block level RTL design or block/top-level IP integration.
• Develop and apply methodology to promote block level SDCs to fullchip and feed changes back to block level.
• Develop and apply methodology to ensure correctness and quality of SDCs early in the design cycle.
• Review block level SDCs and clocking diagrams and mentor RTL design owners on SDC development.
• Create fullchip clocking diagrams and related documentation.

Connaissances

Analytical skills

Timing constraints understanding

Team collaboration

Automation scripting

Formation

Bachelor’s Degree in Electrical or Computer Engineering

Master’s Degree in Electrical or Computer Engineering

Outils

PrimeTime/Tempus

Synopsys DC/DCG/FC

Verilog/SystemVerilog

Synthesis tools

Description du poste

Design/SDC Engineer

San Jose CA (Day-1 Onsite)

Contract

You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups, exceptions, and clock exclusivity. Proficient in industry-standard SDC/STA tools and scripting for automation, you excel at identifying and resolving timing issues across all design levels. You will collaborate with Front-end and Back-end teams to understand chip architecture and guide them in refining design and timing constraints for seamless physical design closure. As part of this team, you’ll contribute to developing next-generation networking chips.

Responsibilities include:

• Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.
• Option to also do block level RTL design or block or top-level IP integration.
• Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.
• Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.
• Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.
• Creating fullchip clocking diagrams and related documentation.

Minimum Qualifications

• Bachelor’s Degree in Electrical or Computer Engineering with 7+ years of ASIC or related experience or Master’s Degree in Electrical or Computer Engineering with 5+ years of ASIC or related experience
• Experience with block/full chip SDC development in functional and test modes.
• Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus
• Understanding of related digital design concepts (eg. clocking and async boundaries)
• Experience with synthesis tools (eg. Synopsys DC/DCG/FC), Verilog/System Verilog programming

Preferred Qualifications

• Experience with constraint analyzer tools such as TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence)
• Experience with Spyglass CDC and glitch analysis
• Experience using Formal Verification: Synopsys Formality and Cadence LEC.
• Experience with scripting languages such as Python, Perl, or TCL