Design Automation Engineer | TFM/EDA Specialist (Hybrid)

Intel Corporation

Phoenix (AZ)

Hybrid

USD 101,000 - 194,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance

Job summary

Intel Foundry Automation - Government Programs is seeking a seasoned Silicon Design Automation Engineer to install, maintain, and support design environments, scripts, and compute resources for Intel's PDKs used by external foundry customers.

The role requires collaboration with PDK/library and flow teams, engineers, and EC to ensure tool availability, scalable automation, and smooth adoption of new tools and methods across tapeout workflows.

Qualifications

  • US Citizenship required.
  • Ability to obtain a US Government Security Clearance TS/SCI.
  • BS in Electrical or Computer Engineering with 1+ years’ experience or MS in Electrical or Computer Engineering with 2+ years’ experience in front-end and back-end design tools and flows.
  • Experience in EDA tools and methodologies, including debugging and problem-solving.
  • Experience in physical design, optimization, and tools flows and methodology (TFM).
  • Experience with Verilog/VHDL, Tcl, Perl, Python scripting.
  • Linux Experience: bash, tcsh.

Responsibilities

  • Resolve designer’s tool / methodology issues on the path to TapeOut.
  • Provide support for design ramp up through training / documentation.
  • Interact with EDA providers and ensure required tools features are available for the projects with high quality.
  • Closely partner with PDK/library experts, flow development teams, as well as with product design teams
  • Collaborate with EC to provision adequate compute capacity and help debug any associated issues.
  • Create automation (scripts, checkers, etc.) for installation of design environment (PDKs, EDA tools, licenses, etc.) to simplify and accelerate design processes.
  • Support the integration of new tools and methods into existing design workflows, ensuring seamless adoption and scalability.

Skills

EDA tools
Python scripting
Verilog/VHDL
Linux

Education

BS in Electrical or Computer Engineering
MS in Electrical or Computer Engineering

Tools

Cheetah

Job description

Intel Foundry Automation - Government Programs is seeking a seasoned Silicon Design Automation Engineer to install, maintain, and support design environments, scripts, and compute resources for Intel's PDKs used by external foundry customers.

The role requires collaboration with PDK/library and flow teams, engineers, and EC to ensure tool availability, scalable automation, and smooth adoption of new tools and methods across tapeout workflows.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Automation Engineer - EDA/TFM | Hybrid (US)
Design Automation Engineer - EDA/TFM | Hybrid (US)

Intel Corporation • Folsom (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health insurance
Retirement plan
+1
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Phoenix (AZ)

Hybrid
USD 101,000 - 194,000
Health insurance
Frame Automation Engineer — Hybrid Work & Design Tools
Frame Automation Engineer — Hybrid Work & Design Tools

Intel Corporation • Hillsboro (OR)

Hybrid
USD 129,000 - 245,000
Stock bonuses
Health benefits
Retirement plan
+1
EDA Tools Engineer: Automation, DevOps & Design Flows
EDA Tools Engineer: Automation, DevOps & Design Flows

Intel Corporation • Hillsboro (OR)

Hybrid
USD 129,000 - 245,000
Senior DFT/ATPG Logic Design Engineer — Hybrid
Senior DFT/ATPG Logic Design Engineer — Hybrid

Intel • Santa Clara (CA)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Vacation
+1
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Folsom (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health insurance
Retirement plan
+1
Senior DFT Logic Design Engineer — Hybrid ASIC Lead
Senior DFT Logic Design Engineer — Hybrid ASIC Lead

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Cutting-edge DFT tech
Direct customer engagement
Professional DFT/DFX training
Frame Automation Engineer - Hybrid Tools & CI/CD
Frame Automation Engineer - Hybrid Tools & CI/CD

Intel Corporation • Hillsboro (OR)

Hybrid
USD 129,000 - 245,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior DFT/DFM Logic Engineer – ASIC Tape-out Expert
Senior DFT/DFM Logic Engineer – ASIC Tape-out Expert

Intel Corporation • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health insurance
Retirement benefits
EDA Tools & Automation Engineer
EDA Tools & Automation Engineer

Intel • Hillsboro (OR)

Hybrid
USD 129,000 - 245,000
Stock bonuses
Health benefits
Hybrid work model