Defect Metrology Lead - Semiconductor Yield & Analysis

Intel Corporation

Phoenix, Northern (AZ, KY)

Hybrid

USD 89,000 - 171,000

Full time

3 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Intel Corporation in Arizona seeks a Defect Metrology Layer Owner to drive data-driven defect reduction in a high‑volume semiconductor environment. You will analyze complex yield data, collaborate with process engineers, and guide corrective actions to improve tool and process capability.

The role requires strong problem-solving, communication, and teamwork skills, with on-site presence in Phoenix. Preferred candidates may hold TS clearance and programming experience in JMP/JSL, Python, R, and

Qualifications

  • Bachelor's degree in a relevant engineering or science field.
  • 2+ years of semiconductor fabrication or related experience.
  • Experience with SPC, DOE, and statistical data analysis.
  • Programming experience: JMP/JSL, Python, R, and SQL.

Responsibilities

  • Perform detailed data analysis to identify root causes of defect issues.
  • Identify exclusionary or baseline sources of defects and recommend corrective actions.
  • Lead continuous improvement projects to reduce defects and improve yield.
  • Provide expertise on process flow segments and control areas for defect analysis.
  • Lead multi-area problem solving teams to reduce defects.

Skills

Analytical skills
Problem solving
Attention to detail
Communication skills
Teamwork and leadership
Data analysis

Education

Bachelor's degree in engineering/related field

Tools

JMP/JSL
Python
R
SQL

Job description

Intel Corporation in Arizona seeks a Defect Metrology Layer Owner to drive data-driven defect reduction in a high‑volume semiconductor environment. You will analyze complex yield data, collaborate with process engineers, and guide corrective actions to improve tool and process capability.

The role requires strong problem-solving, communication, and teamwork skills, with on-site presence in Phoenix. Preferred candidates may hold TS clearance and programming experience in JMP/JSL, Python, R, and

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Yield & Defect Metrology Engineer — Hybrid Role
Yield & Defect Metrology Engineer — Hybrid Role

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health insurance
Hybrid work model
+1
Yield Development Engineer, Defect Metrology
Yield Development Engineer, Defect Metrology

Intel Corporation • Chandler (AZ)

Hybrid
USD 115,000 - 220,000
Senior Defect Metrology Engineer — Substrate Packaging
Senior Defect Metrology Engineer — Substrate Packaging

Intel Corporation • Chandler (AZ)

On-site
USD 104,000 - 199,000
Stock bonuses
Health insurance
Retirement plan
+1
Yield Systems Engineer - Metrology & Data Analytics
Yield Systems Engineer - Metrology & Data Analytics

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 89,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1
Ocotillo Technology Fabrication Defect Metrology Layer Owner
Ocotillo Technology Fabrication Defect Metrology Layer Owner

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 89,000 - 171,000
Yield Optimization Engineer, Advanced Semiconductor Fab
Yield Optimization Engineer, Advanced Semiconductor Fab

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Arizona

On-site
USD 90,000 - 130,000
Relocation assistance available
Senior Thin Film Metrology Engineer — Hybrid, Yield & Ramp
Senior Thin Film Metrology Engineer — Hybrid, Yield & Ramp

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 134,000 - 255,000
Senior Thin-Film Metrology Engineer - Hybrid, High-Volume
Senior Thin-Film Metrology Engineer - Hybrid, High-Volume

Intel Corporation • Chandler (AZ)

Hybrid
USD 134,000 - 255,000
Stock bonuses
Health insurance
Retirement plan
Defect Metrology Engineer
Defect Metrology Engineer

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health insurance
Hybrid work model
+1
Yield Excellence Engineer: Defect Reduction & Optimization
Yield Excellence Engineer: Defect Reduction & Optimization

TSMC • Phoenix (AZ)

On-site
USD 100,000 - 140,000