ASIC Design Engineer – Fabric/Interconnect

Apple Inc.

Santa Clara (CA)

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. in California seeks an experienced RTL design engineer to design and integrate coherent and non-coherent fabrics for an SoC subsystem. You will own RTL development, templating, scripting and RTL generation while collaborating with multiple design groups to deliver results on schedule.

The role requires knowledge of cache coherency protocols, strong HDL and front-end tool experience, and a track record of delivering high-quality RTL designs for high-volume production.

Qualifications

  • BS degree plus 3 years of relevant industry experience.
  • Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence).
  • Experience delivering large RTL designs for high-volume production.
  • Experience with synthesis, power, performance and verification teams."
  • Strong interpersonal and collaboration skills.
  • Familiarity with front-end tools including lint, CDC, and synthesis.

Responsibilities

  • Design & integrate coherent and non-coherent fabrics into an SoC subsystem.
  • Own RTL development, templating, scripting and RTL generation.
  • Collaborate with other designers to deliver results.
  • Integrate IP blocks and optimize memories/hard macros.
  • Coordinate with front-end, power/performance and verification teams to meet timing.

Skills

Cache coherency
RTL design
Synthesis
Power & performance
Verification collaboration
Interpersonal skills
Front-end tools

Education

BS degree in EE or related field

Job description

At Apple, phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOC’s for our various products at a rigorous pace. In order to achieve this, Apple’s best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC. This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy.

Description

Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration). Own all aspects of RTL development design, templating, scripting and RTL generation. Work and collaborate with other designers in the group to deliver results. Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block. Work with front-end synthesis/STA teams to ensure timing for the block is met. Work with power/performance and functional verification team to ensure high quality of the block. Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process.

Minimum Qualifications
  • Minimum of BS + 3 years relevant industry experience.
Preferred Qualifications
  • Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.
  • A consistent track record of delivering large, sophisticated designs in high volume production for low power applications.
  • Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time.
  • Strong interpersonal skills, as the candidate will work with diverse groups within the company.
  • Self-starter, highly motivated, highly organized, and schedule driven.
  • Familiarity with all front-end tools including lint, CDC, synthesis.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace. Learn about reasonable accommodations for job applicants.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Engineer – Fabric/Interconnect
ASIC Design Engineer – Fabric/Interconnect

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Integration Engineer
Integration Engineer

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 185,000 - 325,000
Stock programs
Discretionary bonuses
Relocation assistance
+1
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Cupertino (CA), Northern (KY)

Hybrid
USD 185,000 - 325,000
Stock options
Employee stock purchase plan
Medical and dental coverage
+2
Cellular ASIC Design Engineer
Cellular ASIC Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 160,000
ASIC Design Manager
ASIC Design Manager

Apple Inc. • Cupertino (CA), Northern (KY)

On-site
USD 206,000 - 356,000
Stock plans
Retirement benefits
Education reimbursement
+1
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
Senior ASIC Design & Integration Engineer
Senior ASIC Design & Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 110,000 - 150,000