Physical Design Engineer

Apple, Inc.

Beaverton (OR)

On-site

USD 140,000 - 190,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple, Inc. in Beaverton, Oregon seeks an experienced Physical Design Engineer to drive high-performance PHY designs from RTL to GDSII.

You will collaborate across architecture, CAD, timing and logic teams to deliver challenging, leading-edge designs that affect millions of Apple customers daily. You will generate constraints, floorplans, and RO measures, perform place-and-route, and implement ECOs while ensuring timing, area and power targets are met.

Qualifications

  • Bachelor's degree in Electrical Engineering required.
  • Minimum 10 years of relevant industry experience or equivalent.

Responsibilities

  • Generate block/chip level static timing constraints.
  • Build full chip floor-plan including pin placement, partitions and power grid.
  • Perform block level place and route and meet timing, area and power constraints.
  • Generate and implement ECOs to fix timing, noise and EM/IR violations.
  • Run physical design verification flow and provide guidance to fix LVS/DRC issues.
  • Contribute to CAD and physical design methodologies for correct-by-construction designs.
  • Assist flow development for chip integration.

Skills

Physical Design
Floorplanning
Place & Route
Verilog
Perl/Tcl
LVS/DRC

Education

Bachelor's of Science in Electrical Engineering

Job description

At Apple we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. In this role, we will be at the center of a PHY design effort working with architecture, CAD, timing and logic design teams, with a critical impact on delivering outstanding PHY designs. You will be required to do physical designs of outstanding PHY design.

Description

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.

Responsibilities
  • Generate block/chip level static timing constraints.
  • Build full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines.
  • Perform block level place and route and close the design to meet timing, area and power constraints.
  • Generate and Implement ECOs to fix timing, noise and EM IR violations.
  • Run Physical Design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers.
  • Participate in establishing CAD and physical design methodologies for correct by construction designs.
  • Assist in flow development for chip integration.
Minimum Qualifications
  • Bachelor's of Science in Electrical Engineering and a minimum of 10 years of relevant industry experience or equivalent.
Preferred Qualifications
  • The ideal candidate will have deep design experience in high PHY and/or SOC designs.
  • Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route.
  • Experience in developing and implementing Power-grid and Clock specifications.
  • Strong understanding of all aspects of Physical construction, Integration and Physical Verification.
  • Shown Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools.
  • Deep Understanding of scripting languages such as Perl/Tcl, solid understanding of Extraction and STA methodology and tools.
  • Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Melbourne (FL)

On-site
USD 140,000 - 210,000
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • United States

On-site
USD 175,000 - 309,000
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Employee stock programs
Retirement benefits
+1
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 126,800 - 190,900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Waltham (MA)

On-site
USD 166,000 - 292,000
Physical Design Engineer
Physical Design Engineer

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple, Inc. • Beaverton (OR)

On-site
USD 165,000 - 210,000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple, Inc. • San Jose (CA)

On-site
USD 129,000 - 195,000
Medical and dental coverage
Retirement benefits
Discounted products and free services
+1
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple, Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000