Chip Lead: Digital ASIC Design & Tape-Out Architect

Broadcom Inc.

San Jose (CA)

On-site

USD 143,800 - 230,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Paid sick leave and vacation time

Job summary

Broadcom Inc. in San Jose, California, seeks a Lead ASIC Design Engineer to oversee the design and integration of complex silicon projects. The role requires deep expertise in SystemVerilog and managing cross-disciplinary teams to achieve design goals.

The ideal candidate will have over 12 years in ASIC/SoC design, a strong history of first-pass silicon tape-outs, and excellent communication skills. Additionally, Broadcom offers a competitive salary ranging from $143,800 to $230,000 and a comprehensive benefits package.

Qualifications

  • 12+ years of direct industry experience in ASIC/SoC digital design.
  • Proven track record of owning chip projects or serving as a design lead.
  • Expert-level proficiency in digital logic design and microarchitecture.
  • Must have a proven history of successful, first-pass silicon tape-outs.

Responsibilities

  • Act as the Chip Lead, defining architecture and integration lifecycle.
  • Drive final tape-out sign-off checklist and coordinate technical teams.
  • Manage integration of internal analog macros and third-party IP.
  • Collaborate with post-silicon validation and software teams.

Skills

SystemVerilog/Verilog
PPA (Power, Performance, Area)
Front-end EDA tools
Communication skills
Python, Tcl, Perl

Education

Bachelor’s or Master’s degree in Electrical Engineering

Tools

Design Compiler
Genus
PrimeTime
Tempus

Job description

Broadcom Inc. in San Jose, California, seeks a Lead ASIC Design Engineer to oversee the design and integration of complex silicon projects. The role requires deep expertise in SystemVerilog and managing cross-disciplinary teams to achieve design goals.

The ideal candidate will have over 12 years in ASIC/SoC design, a strong history of first-pass silicon tape-outs, and excellent communication skills. Additionally, Broadcom offers a competitive salary ranging from $143,800 to $230,000 and a comprehensive benefits package.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Lead & Senior ASIC Architect - End-to-End Tape-Out
Chip Lead & Senior ASIC Architect - End-to-End Tape-Out

Broadcom Inc. • Wayne (CA)

On-site
USD 143,000 - 230,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 143,000 - 230,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
Senior Custom ASIC Lead — Cross‑Functional Tapeout Expert
Senior Custom ASIC Lead — Cross‑Functional Tapeout Expert

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
Lead ASIC Chip Design Expert — Full-Chip Tapeout
Lead ASIC Chip Design Expert — Full-Chip Tapeout

Eridu Corporation • Saratoga (CA)

On-site
USD 250,000 - 280,000
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
Senior ASIC Design Engineer: RTL to Tape-out for SoC
Senior ASIC Design Engineer: RTL to Tape-out for SoC

Qualcomm • Santa Clara (CA)

On-site
USD 126,000 - 191,000
Competitive annual discretionary bonus
Annual RSU grants
Highly competitive benefits package
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
+1
Chip Lead: High-Speed Digital Design & Tape-Out
Chip Lead: High-Speed Digital Design & Tape-Out

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 178,000 - 389,000
Medical, dental and vision plans
Paid time off
Equity
Senior ASIC Verification & IC Design Engineer
Senior ASIC Verification & IC Design Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
IC Design Front-End Engineer – RTL, Synthesis & Timing
IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2