IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc.

San Jose (CA)

On-site

USD 121,900 - 195,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
Paid sick leave and vacation time
Discretionary annual bonus

Job summary

Broadcom Inc. is looking for a skilled professional for a front-end design and verification role specializing in ASIC design blocks. The ideal candidate will handle architecture definition, design verification through simulation, and logic design. A Bachelor's degree with significant experience or a Master's with lesser experience is required.

The position offers a competitive salary along with a comprehensive benefits package including medical, dental, and equity awards. Immediate eligibility for a discretionary annual bonus is also included.

Qualifications

  • 8+ years of related experience for Bachelor's or 6+ years for Master's.
  • Familiarity with complete ASIC design and implementation flow.
  • Experience in design verification through simulation and formal verification.

Responsibilities

  • Front-end design and verification of ASIC design blocks.
  • Architecture definition and logic design.
  • Simulation and debugging of designs.

Skills

Independent and team-oriented work
Verilog simulation
TCL/Perl scripting
Timing analysis
Formal verification
Power analysis
Version control (svn, git)

Education

B.S./M.S. in Electrical or Computer Engineering

Tools

Synopsys Design Compiler
Cadence RTL compiler
Primetime
Synopsys Formality
Cadence Conformal
Spyglass Lint

Job description

Broadcom Inc. is looking for a skilled professional for a front-end design and verification role specializing in ASIC design blocks. The ideal candidate will handle architecture definition, design verification through simulation, and logic design. A Bachelor's degree with significant experience or a Master's with lesser experience is required.

The position offers a competitive salary along with a comprehensive benefits package including medical, dental, and equity awards. Immediate eligibility for a discretionary annual bonus is also included.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Front-End IC Design Engineer – ASIC & Verification
Senior Front-End IC Design Engineer – ASIC & Verification

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
Senior ASIC Front-End Design & Verification Engineer
Senior ASIC Front-End Design & Verification Engineer

Anysilicon • Austin (TX)

Hybrid
USD 140,000 - 200,000
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Anysilicon • Austin (TX)

On-site
USD 140,000 - 200,000
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • Austin (TX)

On-site
USD 121,900 - 195,000
Medical, dental and vision plans
401(k) participation including company
Employee Stock Purchase Program (ESPP)
+3
R&D Engineer IC Design 4
R&D Engineer IC Design 4

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
Design Verification Engineer
Design Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental & vision
401(K) with company matching
Employee Stock Purchase Program (ESPP)
+3
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,800 - 230,000
Medical, dental, and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
Senior Front-End ASIC Design Engineer — RTL & Sign-off Lead
Senior Front-End ASIC Design Engineer — RTL & Sign-off Lead

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 210,000
R&D Engineer IC Design 5
R&D Engineer IC Design 5

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Comprehensive benefits (medical, dent,
Senior Front-End ASIC RTL Design & Sign-Off Lead
Senior Front-End ASIC RTL Design & Sign-Off Lead

Synopsys, Inc. • Austin (TX)

On-site
USD 140,000 - 210,000