Chip Lead & Senior ASIC Architect - End-to-End Tape-Out

Broadcom Inc.

Wayne (CA)

On-site

USD 143,800 - 230,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)

Job summary

Broadcom Inc. is seeking a Principal Digital Design Engineer in Wayne, California. In this pivotal role, you will lead the digital architecture for next-generation silicon projects and guide a multi-disciplinary team through the design lifecycle.

You will leverage over 12 years of ASIC/SoC digital design experience, particularly in SystemVerilog/Verilog, to ensure success in each project. The role offers a competitive base salary ranging from $143,800 to $230,000 along with comprehensive benefits.

Qualifications

  • 12+ years of direct industry experience in ASIC/SoC digital design.
  • Proven history of successful, first-pass silicon tape-outs.
  • Must have legal authorization to work in the US.

Responsibilities

  • Serve as the Chip Lead for top-level digital architecture.
  • Define PPA targets and oversee tape-out sign-off.
  • Collaborate with engineering teams across various disciplines.

Skills

Expert-level proficiency in SystemVerilog/Verilog
Knowledge of ASIC/SoC digital design
Outstanding documentation and verbal communication skills

Education

Bachelor’s or Master’s degree in Electrical Engineering or related field

Tools

Synthesis tools (e.g., Design Compiler, Genus)
Static Timing Analysis tools (e.g., PrimeTime/Tempus)

Job description

Broadcom Inc. is seeking a Principal Digital Design Engineer in Wayne, California. In this pivotal role, you will lead the digital architecture for next-generation silicon projects and guide a multi-disciplinary team through the design lifecycle.

You will leverage over 12 years of ASIC/SoC digital design experience, particularly in SystemVerilog/Verilog, to ensure success in each project. The role offers a competitive base salary ranging from $143,800 to $230,000 along with comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Chip Lead: Digital ASIC Design & Tape-Out Architect
Chip Lead: Digital ASIC Design & Tape-Out Architect

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
+1
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 143,000 - 230,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
Senior Custom ASIC Lead — Cross‑Functional Tapeout Expert
Senior Custom ASIC Lead — Cross‑Functional Tapeout Expert

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
Chip Lead: High-Speed Digital Design & Tape-Out
Chip Lead: High-Speed Digital Design & Tape-Out

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 178,000 - 389,000
Medical, dental and vision plans
Paid time off
Equity
Lead ASIC Design Engineer
Lead ASIC Design Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
+1
Senior ASIC Design Engineer: RTL to Tape-out for SoC
Senior ASIC Design Engineer: RTL to Tape-out for SoC

Qualcomm • Santa Clara (CA)

On-site
USD 126,000 - 191,000
Competitive annual discretionary bonus
Annual RSU grants
Highly competitive benefits package
Senior Custom ASIC Engineering Lead
Senior Custom ASIC Engineering Lead

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+3
Senior ASIC Physical Design Engineer — On-Site San Jose
Senior ASIC Physical Design Engineer — On-Site San Jose

Broadcom Inc. • San Jose (CA)

On-site
USD 120,000 - 192,000
Medical, dental and vision plans
401(k) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
IC Design Front-End Engineer – RTL, Synthesis & Timing
IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
Silicon Design & Validation Engineer (Analog/Mixed-Signal)
Silicon Design & Validation Engineer (Analog/Mixed-Signal)

Broadcom Inc. • Wayne (CA)

On-site
USD 120,000 - 192,000
Medical, dental, and vision plans
401(k) with company matching
Paid holidays and sick leave
+1