Associate Design Engineer: RTL/ASIC Frontend

Credo

San Jose (CA)

On-site

USD 100,000 - 150,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Credo is seeking an Associate Design Engineer in San Jose, CA to contribute to front-end ASIC design, RTL implementation and verification of complex logic blocks. The role collaborates with PD to ensure successful tape-outs and validation with system teams for chip bring-up.

The position offers a base salary range of $100,000 to $150,000 per year, plus discretionary bonus, equity and a comprehensive benefits package. Candidates should be detail-oriented and able to work across teams.

Qualifications

  • Detail-oriented with a passion for quality and innovation.
  • Hands-on testing with lenses, fibers using standard set ups or custom-build systems.
  • Proficiency in Python with at least 5 years of experience.
  • Must be able to independently run testing equipment.
  • Excellent communication and teamwork skills.

Responsibilities

  • Own the execution of automated and manual optical tests for lenses, fiber optics, and active components (lasers, LEDs, photodiodes).
  • Ensure precision and reliability by maintaining detailed, reproducible test documentation, calibration routines, and data logs.
  • Select and integrate advanced equipment from third-party vendors for scalability and performance.
  • Store, analyze and optimize test data to improve yield, coverage, and repeatability.
  • Collaborate cross-functionally with optical designers and manufacturing partners to ensure smooth deployment and continuous improvement.

Skills

Detail-oriented
Python programming
Testing systems
Independent testing
Communication & teamwork

Job description

Credo is seeking an Associate Design Engineer in San Jose, CA to contribute to front-end ASIC design, RTL implementation and verification of complex logic blocks. The role collaborates with PD to ensure successful tape-outs and validation with system teams for chip bring-up.

The position offers a base salary range of $100,000 to $150,000 per year, plus discretionary bonus, equity and a comprehensive benefits package. Candidates should be detail-oriented and able to work across teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff ASIC Design Engineer: RTL & Silicon BringUp On-site
Staff ASIC Design Engineer: RTL & Silicon BringUp On-site

SiMa.ai, Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 137,000 - 219,000
Senior ASIC Design Engineer - Front-End & Verification
Senior ASIC Design Engineer - Front-End & Verification

AMD • San Jose (CA)

Hybrid
USD 140,000 - 190,000
Benefits at a glance
IC Design Front-End Engineer – RTL, Synthesis & Timing
IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
Senior RTL Design Engineer for AI ASICs
Senior RTL Design Engineer for AI ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
RTL Design Manager for Front-End SoC Innovation
RTL Design Manager for Front-End SoC Innovation

AMD • San Jose (CA)

On-site
USD 150,000 - 180,000
Senior Digital Design Engineer - Front-End ASIC & Equity
Senior Digital Design Engineer - Front-End ASIC & Equity

Credo • San Jose (CA)

On-site
USD 140,000 - 170,000
Discretionary bonus
Equity
Full range of medical benefits
ASIC RTL Design Engineer — Hexagon/NPU SoC
ASIC RTL Design Engineer — Hexagon/NPU SoC

Qualcomm • San Diego (CA)

On-site
USD 127,200 - 190,800
Competitive salary
Bonus opportunities
Comprehensive benefits package
Senior RTL Design Engineer — AI-Driven Silicon & FPGA
Senior RTL Design Engineer — AI-Driven Silicon & FPGA

Advanced Micro Devices, Inc. • San Jose (CA)

Hybrid
USD 140,000 - 190,000
RTL Design Engineer for AI ASICs & High-Speed Digital
RTL Design Engineer for AI ASICs & High-Speed Digital

Etched • San Jose (CA)

On-site
USD 150,000 - 190,000
Medical, dental, and vision packages
Housing subsidy of $2k per month
Relocation support
+1
Senior ASIC RTL Design Engineer for Cutting-Edge SoCs
Senior ASIC RTL Design Engineer for Cutting-Edge SoCs

Infobahn Softworld Inc • San Jose (CA)

On-site
USD 120,000 - 180,000