Associate Design Engineer: RTL/ASIC Frontend

Credo

San Jose (CA)

On-site

USD 100,000 - 150,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Credo is seeking an Associate Design Engineer in San Jose, CA to contribute to front-end ASIC design, RTL implementation and verification of complex logic blocks. The role collaborates with PD to ensure successful tape-outs and validation with system teams for chip bring-up.

The position offers a base salary range of $100,000 to $150,000 per year, plus discretionary bonus, equity and a comprehensive benefits package. Candidates should be detail-oriented and able to work across teams.

Qualifications

  • Detail-oriented with a passion for quality and innovation.
  • Hands-on testing with lenses, fibers using standard set ups or custom-build systems.
  • Proficiency in Python with at least 5 years of experience.
  • Must be able to independently run testing equipment.
  • Excellent communication and teamwork skills.

Responsibilities

  • Own the execution of automated and manual optical tests for lenses, fiber optics, and active components (lasers, LEDs, photodiodes).
  • Ensure precision and reliability by maintaining detailed, reproducible test documentation, calibration routines, and data logs.
  • Select and integrate advanced equipment from third-party vendors for scalability and performance.
  • Store, analyze and optimize test data to improve yield, coverage, and repeatability.
  • Collaborate cross-functionally with optical designers and manufacturing partners to ensure smooth deployment and continuous improvement.

Skills

Detail-oriented
Python programming
Testing systems
Independent testing
Communication & teamwork

Job description

Credo is seeking an Associate Design Engineer in San Jose, CA to contribute to front-end ASIC design, RTL implementation and verification of complex logic blocks. The role collaborates with PD to ensure successful tape-outs and validation with system teams for chip bring-up.

The position offers a base salary range of $100,000 to $150,000 per year, plus discretionary bonus, equity and a comprehensive benefits package. Candidates should be detail-oriented and able to work across teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC & RTL Design Engineer (Contract) - San Jose
Senior ASIC & RTL Design Engineer (Contract) - San Jose

US Tech Solutions • San Jose (CA)

On-site
USD 96,432 - 117,096
SoC RTL Design Engineer — Lead SoC & IP Integration
SoC RTL Design Engineer — Lead SoC & IP Integration

Experis • San Jose (CA)

On-site
USD 140,000 - 210,000
Medical plans
Prescription drug plans
Vision plan
+4
ASIC & SoC Design Engineer - RTL, PPA & Collaboration
ASIC & SoC Design Engineer - RTL, PPA & Collaboration

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 150,000
Lead RTL Design Engineer — Hybrid High-Performance ASICs
Lead RTL Design Engineer — Hybrid High-Performance ASICs

Cerebras Systems • Sunnyvale (CA)

Hybrid
USD 175,000 - 275,000
Job stability with startup vitality
Opportunity to work on cutting-edge AI research
Open-source research publication
Senior ASIC RTL Design Engineer
Senior ASIC RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 180,000 - 280,000
Senior Design Automation Engineer - Frontend RTL & Verification
Senior Design Automation Engineer - Frontend RTL & Verification

191 Altera Corporation • San Jose (CA)

On-site
USD 178,000 - 259,000
IC Design Front-End Engineer – RTL, Synthesis & Timing
IC Design Front-End Engineer – RTL, Synthesis & Timing

Broadcom Inc. • San Jose (CA)

On-site
USD 121,900 - 195,000
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+2
Senior RTL Design Engineer for AI ASICs
Senior RTL Design Engineer for AI ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Lead SoC Design Engineer – RTL, Synthesis & Tape-out
Lead SoC Design Engineer – RTL, Synthesis & Tape-out

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Digital Design Engineer - Front-End ASIC & Equity
Senior Digital Design Engineer - Front-End ASIC & Equity

Credo • San Jose (CA)

On-site
USD 140,000 - 170,000