ASIC Verification Engineer

Amentum

Texas

Presencial

USD 85 000 - 100 000

Tempo integral

Há 5 dias
Torna-te num dos primeiros candidatos

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Vantagens oferecidas por esta oferta de emprego

Health insurance
Dental insurance
Vision insurance
Paid time off
401(k) matching
Educational reimbursement
Parental leave
Employee stock purchase plan
Tax-saving options
Disability insurance
Life insurance
Pet insurance

Resumo da oferta

Amentum is seeking a Computer Engineer to verify ASICs and/or FPGAs for high-reliability, security-focused systems supporting Department of War customers.

The engineer will develop verification plans, build SystemVerilog/UVM testbenches, create directed and constrained-random tests, and develop assertions and coverage models. Collaboration with RTL/design teams and automation of EDA flows are required.

Qualificações

  • Bachelor's or graduate degree in Computer Engineering or Electrical Engineering required.
  • Experience with SystemVerilog and RTL concepts expected.
  • Familiarity with directed/random verification and SVA.
  • Knowledge of testbench development and coverage concepts.

Responsabilidades

  • Verify ASICs and/or FPGAs for high-reliability and security-focused applications.
  • Develop verification plans based on design requirements and architecture docs.
  • Build and maintain SystemVerilog/UVM testbenches and reusable components.
  • Create directed and constrained-random tests to validate functionality and edge cases.
  • Develop assertions, drivers, monitors, scoreboards, and coverage models.
  • Execute simulations and regression test suites; analyze failures and root causes.
  • Collaborate with RTL design and other teams to resolve issues.
  • Automate EDA flows and regression reporting via scripting.
  • Document verification results, defects, and test status.

Conhecimentos

SystemVerilog
VHDL
Digital design
RTL concepts
Directed & constrained random
SystemVerilog Assertions (SVA)
Code/functional coverage
Waveform debugging
Python scripting
UART/SPI/I2C/MIPI/LVDS/DMA
EDA tools
ASIC verification flow
DoD Secret Clearance

Formação académica

Bachelor's or graduate degree in Computer or Electrical Engineering

Ferramentas

EDA tools (Siemens Cadence Synopsys)

Descrição da oferta de emprego

Amentum is seeking a Computer Engineer to support verification of ASICs and/or FPGAs for high-reliability and security-focused systems for our Department of War customers. The engineer will develop and execute verification plans, build and maintain test environments, analyze results, and help ensure designs are free of functional flaws and security-relevant weaknesses. This role also supports automation of EDA tool flows and regression activities.

Duties and Responsibilities:
  • Perform verification of ASICs and/or FPGAs for high-reliability and security-focused applications
  • Develop verification plans based on design requirements and architecture documentation
  • Build and maintain SystemVerilog/UVM testbenches and reusable verification components
  • Create directed and constrained-random tests to validate functionality and corner cases
  • Develop assertions, drivers, monitors, predictors, scoreboards, checkers, and coverage models
  • Execute simulations and regression test suites; analyze and debug failures
  • Review waveforms, logs, and coverage data to identify root causes and drive closure
  • Collaborate with RTL design, integration, and other engineering teams to resolve issues
  • Support automation of EDA flows, regressions, and reporting through scripting
  • Document verification results, defects, and test status for technical reviews
Minimum Requirements:
  • Bachelor's or graduate degree in Computer Engineering or Electrical Engineering 1-5 years of experience
  • SystemVerilog; VHDL familiarity beneficial
  • Digital design fundamentals and RTL concepts
  • Directed & Constrained random verification
  • SystemVerilog Assertions (SVA) or assertion-based verification
  • Functional and code coverage analysis
  • Debug using waveforms and simulation logs
  • Scripting in Python, Tcl, Bash, or similar languages
  • Familiarity with common digital interfaces and subsystem concepts (e.g., UART, SPI, I2C, MIPI, LVDS, DMA)
  • Experience with EDA tools from Siemens, Cadence, Synopsys, or similar vendors
  • Understanding of ASIC design and verification flow
  • Ability to obtain and maintain DoD Secret Clearance (please note: US Citizenship is required to obtain a US secret clearance)
Preferred Qualifications:
  • Active Secret Clearance
  • Universal Verification Methodology (UVM)
  • ASIC verification methodologies and testbench creation
  • Experience with formal verification methods
  • Familiarity with logic equivalence checking (LEC)
  • Exposure to clock-domain crossing (CDC) or reset-domain crossing (RDC) analysis
  • Knowledge of hardware security verification principles
  • Experience with DFT or production test concepts, including ATPG vectors
  • Familiarity with Automated Test Equipment (ATE) workflows
  • Understanding of STIL/WGL vector syntax
  • Experience debugging simulated versus measured waveform discrepancies
  • Familiarity with layout versus schematic (LVS), design rule check (DRC), and broader ASIC signoff activities
Compensation Details:

$85,000-$100,000 annually

The compensation range or hourly rate listed for this position is provided as a good-faith estimate of what the company intends to offer for this role at the time this posting was issued. Actual compensation may vary based on factors such as job responsibilities, education, experience, skills, internal equity, market data, applicable collective bargaining agreements, and relevant laws.

Benefits Overview:

Our health and welfare benefits are designed to support you and your priorities. Offerings include:

  • Health, dental, and vision insurance
  • Paid time off and holidays
  • Retirement benefits (including 401(k) matching)
  • Educational reimbursement
  • Parental leave
  • Employee stock purchase plan
  • Tax-saving options
  • Disability and life insurance
  • Pet insurance

Note: Benefits may vary based on employment type, location, and applicable agreements. Positions governed by a Collective Bargaining Agreement (CBA), the McNamara-O'Hara Service Contract Act (SCA), or other employment contracts may include different provisions/benefits.

Amentum is proud to be an Equal Opportunity Employer. Our hiring practices provide equal opportunity for employment without regard to race, sex, sexual orientation, pregnancy (including pregnancy, childbirth, breastfeeding, or medical conditions related to pregnancy, childbirth, or breastfeeding), age, ancestry, United States military or veteran status, color, religion, creed, marital or domestic partner status, medical condition, genetic information, national origin, citizenship status, low-income status, or mental or physical disability so long as the essential functions of the job can be performed with or without reasonable accommodation, or any other protected category under federal, state, or local law. Learn more about your rights under Federal laws and supplemental

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

ASIC Verification Engineer
ASIC Verification Engineer

Amentum • Crane (IN)

Presencial
USD 85 000 - 100 000
Health insurance
401(k) matching
Paid time off
+2
Senior FPGA Electrical Engineer
Senior FPGA Electrical Engineer

Amentum • Crane (IN)

Presencial
USD 120 000 - 140 000
Health insurance
Dental insurance
Vision insurance
+8
FPGA Hardware Design Engineer
FPGA Hardware Design Engineer

Amentum • Hanover (MD)

Presencial
USD 260 000 - 340 000
Health, dental, vision insurance
Paid time off and holidays
401(k) with matching
Lead ASIC Verification Engineer
Lead ASIC Verification Engineer

Aleron • Boise (ID)

Presencial
USD 130 000 - 186 000
ASIC Verification Engineer
ASIC Verification Engineer

Talentify • Town of Pittsford (NY)

Presencial
USD 99 000 - 152 000
Medical, dental & vision
401(k) Retirement Plan – Pre-tax and R
Health Savings Account (HSA)
+5
ASIC Verification Engineer – Security & High Reliability
ASIC Verification Engineer – Security & High Reliability

Amentum • Crane (IN)

Presencial
USD 85 000 - 100 000
Health insurance
401(k) matching
Paid time off
+2
ASIC Verification Engineer - Security-Focused (UVM/SV)
ASIC Verification Engineer - Security-Focused (UVM/SV)

Amentum • Texas

Presencial
USD 85 000 - 100 000
Health insurance
Dental insurance
Vision insurance
+9
Electrical Engineer Lab Assistant Manager
Electrical Engineer Lab Assistant Manager

Amentum • Crane (IN)

Presencial
USD 120 000 - 190 000
Health, dental, and vision insurance
Paid time off and holidays
401(k) matching
ASIC/FPGA Verification Engineer 5
ASIC/FPGA Verification Engineer 5

Cts Technology Solutions, Inc. • El Segundo (CA)

Presencial
USD 120 000 - 190 000
Palladium emulators
Microelectronics Test Engineer
Microelectronics Test Engineer

Amentum • Crane (IN)

Presencial
USD 120 000 - 190 000
Health, dental, and vision
PTO & holidays
401(k) matching
+6