ASIC STA Engineer: Timing & IP Lead

Apple, Inc.

Beaverton (OR)

On-site

USD 120,000 - 180,000

Full time

10 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Apple, Inc. is seeking an ASIC STA Engineer in Beaverton, Oregon to own full chip and block timing closure and develop timing methodologies for high-end mobile SOCs.

You will collaborate with multi-functional teams to resolve complex timing issues, generate timing constraints, and ensure high-quality IP deliverables in deep sub-micron processes. A strong foundation in digital design and scripting is essential.

Qualifications

  • Bachelor's degree + 3 years of experience in ASIC STA or timing closure.
  • Strong fundamentals in Digital design and timing concepts.
  • Proficient in scripting languages (TCL and Perl).
  • Familiarity with ASIC timing concepts and STA tools such as Primetime.
  • Experience with front-end tools and methodologies (Synthesis, logic checks).
  • Familiarity with Constraint analysis and debug tools (GCA) is desirable.
  • Knowledge of timing corners, variations and signal integrity issues; good cross-team communication.

Responsibilities

  • Own full-chip and block-level timing closure across the SOC design lifecycle.
  • Generate block and full-chip timing constraints and verification methodologies.
  • Collaborate with multiple SOC teams to resolve timing issues in Apple SoCs.
  • Work with deep-sub-micron technologies for high-end mobile applications.

Skills

Digital design fundamentals
Self-starter
Scripting (TCL, Perl)
ASIC design timing concepts
Constraint analysis and debugging

Education

Bachelor's degree

Tools

Primetime
Galaxy Constraint Analyzer (GCA)
Synthesis tools
Logic equivalence checks

Job description

Apple, Inc. is seeking an ASIC STA Engineer in Beaverton, Oregon to own full chip and block timing closure and develop timing methodologies for high-end mobile SOCs.

You will collaborate with multi-functional teams to resolve complex timing issues, generate timing constraints, and ensure high-quality IP deliverables in deep sub-micron processes. A strong foundation in digital design and scripting is essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC STA Engineer: Timing Closure & IP Delivery
ASIC STA Engineer: Timing Closure & IP Delivery

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000
ASIC STA Engineer: Timing Closure & IP Integration
ASIC STA Engineer: Timing Closure & IP Integration

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
ASIC Timing & Sign-off Engineer (STA)
ASIC Timing & Sign-off Engineer (STA)

Apple Inc. • San Diego (CA)

On-site
USD 122,700 - 214,300
STA Engineer: SoC Timing & IP Optimization
STA Engineer: SoC Timing & IP Optimization

Apple • Boston (MA)

On-site
USD 42,000 - 62,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 120,000
ASIC Timing Design & Sign-off Engineer
ASIC Timing Design & Sign-off Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
Senior ASIC STA Engineer — SoC Timing & Closure
Senior ASIC STA Engineer — SoC Timing & Closure

Apple, Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Engineer Job Apple Boston
Engineer Job Apple Boston

Apple • Boston (MA)

On-site
USD 42,000 - 62,000
STA Engineer
STA Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 120,000 - 180,000