ASIC/FPGA Engineer IV, Technical Lead

Lockheed Martin

Highlands Ranch (CO)

On-site

USD 85,000 - 115,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive benefits package

Job summary

A leading aerospace and defense corporation is seeking an ASIC & FPGA Engineer in Highlands Ranch, Colorado. The role involves leading a team, developing project plans, and managing ASIC/FPGA development efforts across various military and civilian projects. Candidates must have a bachelor's degree in Electrical Engineering or a related field, with at least 5 years of relevant experience. The position requires a DoD Secret clearance, and results-driven individuals with leadership skills are encouraged to apply.

Qualifications

  • 5+ years professional experience required.
  • Ability to obtain and maintain DoD Secret clearance.
  • Experience in leading or managing ASIC or FPGA projects.

Responsibilities

  • Lead a high-performing team, ensuring project execution.
  • Develop and execute comprehensive project plans.
  • Foster a culture of technical excellence through mentorship.

Skills

Design and debug of ASICs or FPGAs
Leadership
Project planning
Emotional Intelligence

Education

Bachelor of Science in Electrical Engineering or related discipline

Tools

Microsoft Project
Microsoft Office
Atlassian JIRA

Job description

Basic Qualifications
  • Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.
  • Experience in design, debug and/or verification of ASICs or FPGAs.
  • Willing and able to obtain and maintain a Secret clearance, thus US Citizenship is required.
Job Description

Join Our Team as an ASIC & FPGA Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions.

Location

This position does not support teleworking; you will be located near our Lockheed Martin Space facility in:

  • Sunnyvale CA
  • King of Prussia PA
  • Denver CO or Highlands Ranch CO

You will work a flexible 9x80 schedule in the office full‑time.

About Lockheed Martin Space

Space is a critical domain, connecting our technologies, our security, and our humanity. While others view space as a destination, we see it as a realm of possibilities, where we can do more – we can innovate, invest, inspire, and integrate our capabilities to transform the future.

What does this role look like?

We are building the best ASIC/FPGA team in the world at Lockheed Martin Space’s Silicon Solutions team and seeking a Technical Lead who excels in multiple skill areas: soft/people leadership, project planning and technical. You will leverage your background in ASIC or FPGA development and/or verification and take ownership of project execution and delivery.

Key Activities You Will Accomplish In This Role
  • Build and maintain strong technical relationships with multiple programs, serving as their trusted advisor and technical point of contact.
  • Lead a high‑performing team of up to 7 people, prioritizing and allocating daily tasks to ensure successful project execution across multiple concurrent initiatives.
  • Develop and execute comprehensive project plans, delivering results within +/- 10% of schedule and budget while meeting agreed‑upon quality metrics, and adapting Agile and Waterfall methodologies as needed to ensure successful outcomes.
  • Proactively monitor and manage team member workloads, tracking progress against assigned tasks and labor capacity, while collaborating with project engineers and managers as needed to ensure clear communication regarding the teams execution.
  • Foster a culture of technical excellence by providing guidance, mentorship, and expertise to team members on architecture, code, best practices, and command media, helping them to grow and develop their skills.
  • Balance hands‑on technical work with other leadership responsibilities, ensuring that technical tasks do not compromise ability to fulfill responsibilities such as team leadership, mentoring, and project oversight.
  • Be responsible for the review and release of all work products to agreed quality standards.
  • Collaborate with teams to identify, scope and plan new opportunities and support completed work.
  • Perform advance chip architecture work for new programs and opportunities.
  • Prepare regular status and loading reports as well as materials and data for operations reviews.
  • Assist manager in:
    • Reviewing and approving project plans
    • Technical proposal development, including scope capture and schedule development
    • Provide performance assessment input of individuals on your team
    • Program communication, issue de‑escalation and risk mitigation
    • Determining team load capacity
To Be Effective In This Role
  • Experience in design, debug and/or verification of ASICs or FPGAs.
  • 5+ years professional experience.
  • While no clearance is needed to start in this position, you will need to obtain and maintain a DoD Secret clearance, thus US Citizenship is required.
Desired Skills
  • Experience in leading or managing ASIC or FPGA projects.
  • Demonstrated self‑starter and voracious learner
  • High EQ (Emotional Intelligence).
  • Space system design experience.
  • Understanding of system and hardware requirements related to space.
  • Microsoft Project or equivalent.
  • Microsoft Office.
  • Atlassian JIRA or equivalent.
  • Experience being a Control Accounts Manager (CAM) using
  • Earned Value Management System (EVMS).
  • Customer‑facing communication experience (product/services sales, marketing, field, etc.).
  • Ability to obtain a TS/SCI clearance.
Why Lockheed Martin
Learn More About Lockheed Martin’s Comprehensive Benefits Package.

At Space we value your skills, training, and education. We believe that by applying the highest standards of business ethics and visionary thinking, everything is within our reach – and yours as a Lockheed Martin Space employee… join us to experience your future!

Let’s do Space!
Other Important Information

By applying to this job, you are expressing interest in this position and could be considered for other career opportunities where similar skills and requirements have been identified as a match. Should this match be identified you may be contacted for this and future openings.

Ability to work remotely

Onsite Full‑time: The work associated with this position will be performed onsite at a designated Lockheed Martin facility.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC/FPGA Principal Verification Engineer VI
ASIC/FPGA Principal Verification Engineer VI

Lockheed Martin • United States

Remote
USD 120,000 - 150,000
Flexible work schedules
Comprehensive benefits package
Opportunities for professional development
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC/FPGA Design Engineer V
ASIC/FPGA Design Engineer V

Jobs via Dice • Littleton (CO)

On-site
USD 130,000 - 185,000
Senior Space ASIC/FPGA Designer - Secret Clearance
Senior Space ASIC/FPGA Designer - Secret Clearance

Jobs via Dice • Littleton (CO)

On-site
USD 130,000 - 185,000
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer
ASIC & FPGA Design Engineer

Lockheed Martin • Liverpool Township (OH)

On-site
USD 98,000 - 182,000
Medical benefits
Flexible work arrangements
401(k) match
+1
FPGA Engineer Lead
FPGA Engineer Lead

Lockheed Martin • Orlando (FL)

On-site
USD 121,000 - 224,000
Medical, Dental, Vision
Flexible schedules (e.g., 4x10)
401(k) match
+1
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
Senior FPGA Design Engineer Sr - E3
Senior FPGA Design Engineer Sr - E3

Lockheed Martin • Town of Owego (NY)

Hybrid
USD 98,000 - 182,000
Flexible work arrangements
401(k) match
Paid time off
+3
RTL Design Engineer (Silicon Engineering)
RTL Design Engineer (Silicon Engineering)

SpaceX • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid vacation and holidays
+1