ASIC & FPGA Design Engineering Asc Mgr - L4

Lockheed Martin

Denver (CO)

On-site

USD 136,000 - 252,000

Full time

6 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical benefits
Flexible work arrangements
401(k) match
Paid time off
Holidays
Parental Leave
EAP
Flexible Spending Accounts
Education Assistance
Life Insurance
Short-Term Disability
Long-Term Disability

Job summary

Lockheed Martin Space’s Silicon Solutions team is seeking a talented, strategic leader with a passion for microchips, project management and people. The successful candidate will have a background in SOC, ASIC or FPGA development or verification and experience in leading or managing SOC/ASIC/FPGA projects or teams.

This on-site role does not support teleworking and is located near our Space facility in Denver/CO (also Sunnyvale, CA and Highlands Ranch, CO).

Qualifications

  • BS degree in Electrical/Computer Engineering or related field, or equivalent experience.
  • Experience in program or project management.
  • Experience in design or verification of SOCs, ASICs or FPGAs.
  • Willing to obtain/maintain DoD Secret clearance; US citizenship.

Responsibilities

  • Lead development, design, verification and documentation of ASIC/FPGA projects.
  • Coordinate recruitment, selection, training, performance assessment and salary/discipline for team.
  • Coordinate architecture design, logic design and system simulation from high-level design to placement and routing.

Skills

Program management
SOC/ASIC/FPGA design or verification
Leadership / people management
DoD security clearance (US citizen)

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or related discipline

Tools

Microsoft Project
Microsoft Office
JIRA

Job description

Standard Job Description

The Silicon Solutions team of Lockheed Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a highly talented and strategically-thinking leader who has a passion for microchips, project management and people. The successful candidate will have a background in SOC, ASIC or FPGA development and/or verification, and experience in leading or managing SOC, ASIC or FPGA projects or managing people.

The Silicon Solutions team of Lockheed Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a highly talented and strategically-thinking leader who has a passion for microchips, project management and people. The successful candidate will have a background in SOC, ASIC or FPGA development and/or verification, and experience in leading or managing SOC, ASIC or FPGA projects or managing people. Location: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in: Sunnyvale CA, Denver CO, Highlands Ranch CO. You will be working a flexible 9x80 schedule in the office full-time. The information below reflects the standard job description for this position: Manages the development, design, verification, and documentation of Application-Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA) development. Responsible for coordinating subordinate employee recruitment, selection and training, performance assessment, work assignments, salary, and recognition/disciplinary actions. Coordinates architecture design, logic design, and system simulation. Directs the analysis of all aspects from high-level design to synthesis, place and route, and timing and power utilization. Typically uses specialized equipment to establish operation data, conduct experimental tests, and evaluate results.

Basic Qualifications
  • Bachelor of Science or higher from an accredited college in Electrical Engineering, Computer Engineering, or related discipline, or equivalent experience/combined education.
  • Prior experience in program or project management.
  • Prior experience in design or verification of SOCs, ASICs or FPGAs.
  • Willing and able to obtain and maintain a DoD Secret clearance, thus you are a US Citizen.
Desired Skills
  • 2+ years’ experience in design, debug and/or verification in ASICs or FPGAs
  • 2+ years’ experience in managing silicon design or verification projects.
  • Solid understanding of Earned Value Management System (EVMS).
  • Customer-facing experience (product/services sales, marketing, field, etc.).
  • Microsoft Project or equivalent.
  • Microsoft Office.
  • Atlassian JIRA or equivalent.
  • PMI Project Management Professional (PMP) Certification or similar.
  • AMD / Xilinx Versal experience strongly preferred.
  • System design experience.
  • RF or Digital Signal Processing (DSP) experience.
  • Understanding of system and hardware requirements related to space.
  • Previous people management experience.
  • Masters of Business Administration.
  • Demonstrated self-starter and voracious learner with high EQ
Pay Information

Full-Time Salary Range: $135700.00 - $251900.00

At Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well-being, and help you grow—both professionally and personally. The salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.

Benefits offered: Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.

  • Annual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.
  • (Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC & FPGA Design Engineering Asc Mgr - L4
ASIC & FPGA Design Engineering Asc Mgr - L4

Lockheed Martin • King of Prussia (PA)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements (4x10)
401(k) match
+4
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC & FPGA Verification Engineer Sr Stf - E5
ASIC & FPGA Verification Engineer Sr Stf - E5

Lockheed Martin • Denver (CO)

On-site
USD 185,000 - 344,000
Medical Insurance
Dental Insurance
Vision Insurance
+13
ASIC & FPGA Verification Engineer Stf - E4
ASIC & FPGA Verification Engineer Stf - E4

Lockheed Martin • Denver (CO)

On-site
USD 136,000 - 252,000
Medical
Dental
Vision
+11
ASIC & FPGA Design Engineer Sr Stf - E5
ASIC & FPGA Design Engineer Sr Stf - E5

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
ASIC & FPGA Design Engineer - Early Career
ASIC & FPGA Design Engineer - Early Career

Lockheed Martin • Liverpool Township (OH)

On-site
USD 67,000 - 124,000
Medical
Dental
Vision
+3
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Boulder (CO)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Louisville (KY)

On-site
USD 136,000 - 252,000
Medical benefits
Flexible work arrangements
401(k) match
ASIC & FPGA Design Engineer Sr
ASIC & FPGA Design Engineer Sr

Lockheed Martin • Boulder (CO)

On-site
USD 110,000 - 205,000
Flexible work arrangements
401(k) match
Paid time off
+2
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Andover (MA)

On-site
USD 136,000 - 252,000
Medical benefits
Flexible work arrangements
401(k) match
+1