ASIC & FPGA Verification Engineer Stf - E4

Lockheed Martin

Denver (CO)

On-site

USD 136,000 - 252,000

Full time

36 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical
Dental
Vision
Flexible work arrangements (4x10)
401(k) match
Paid time off
Holidays
Parental Leave
EAP
Flexible Spending Accounts
Education Assistance
Life Insurance
Short-Term Disability
Long-Term Disability

Job summary

Lockheed Martin is seeking an ASIC/FPGA Verification Engineer to contribute to the development of state-of-the-art avionics products. The role requires hands-on verification across FPGA/ASIC domains using UVM/OVM/VMM and HDL languages.

On-site office location in Denver/Highlands Ranch and Sunnyvale, CA is required. You will work a 9x80 schedule, in-office, with opportunities to engage in design, verification, and documentation of complex silicon.

Qualifications

  • Bachelor of Science or higher in Electrical Engineering or related discipline, or equivalent experience/combined education.
  • Experience in the verification of FPGA and/or ASIC devices.
  • Experience with modern verification methodologies such as UVM, OVM or VMM.
  • HDL programming experience with VHDL, Verilog, and/or SystemVerilog.

Responsibilities

  • Develops, designs, verifies, and documents ASIC/FPGA development from high-level design to synthesis, place and route, and timing analysis.
  • Performs system-level verification and power utilization assessments.
  • Utilizes specialized equipment to establish operation data and evaluate test results.

Skills

FPGA/ASIC verification
UVM/OVM/VMM
HDL languages (VHDL/Verilog/SystemVeri
Lab testing
Python scripting

Education

Bachelor of Science in Electrical Engineering or related

Tools

MS Project
JIRA

Job description

Standard Job Description

Join Our Team as a

ASIC/FPGA Verification Engineer

where you will work on the development of a sophisticated state-of-the-art avionics product in a world class Integrated Product Development environment.

Location: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in:

  • Sunnyvale CA
  • Denver or Highlands Ranch CO

You will be working a flexible 9x80 schedule in the office full-time.

The information below reflects the standard job description for this position:

Develops, designs, verifies, and documents Application-Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA) development. Determines architecture design, logic design, and system simulation. Assignments include the analysis of all aspects from high-level design to synthesis, place and route, and timing and power utilization. Typically uses specialized equipment to establish operation data, conduct experimental tests, and evaluate results.

Basic Qualifications

  • Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education.
  • Experience in the verification of FPGA and/or ASIC devices.
  • Experience with modern verification methodologies such as UVM, OVM or VMM.
  • HDL programming experience with VHDL, Verilog, and/or SystemVerilog.

Desired Skills

  • Knowledge of space-grade/qualified FPGAs.
  • Experience or knowledge of MS Project, JIRA.
  • Knowledge of Python or other scripting languages.
  • Experience designing with AMD Versal, Microchip RTG4 FPGAs.
  • Lab testing experience

Pay Information

Full-Time Salary Range: $135700.00 - $251900.00

At Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well-being, and help you grow—both professionally and personally.

The salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.

Benefits offered:

  • Medical
  • Dental
  • Vision
  • Flexible work arrangements and schedules (e.g., 4x10)
  • 401(k) match
  • Paid time off
  • Holidays
  • Parental Leave
  • EAP
  • Flexible Spending Accounts
  • Education Assistance
  • Life Insurance
  • Short-Term Disability
  • Long-Term Disability
  • Annual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.
  • For (Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC & FPGA Verification Engineer Sr Stf - E5
ASIC & FPGA Verification Engineer Sr Stf - E5

Lockheed Martin • Denver (CO)

On-site
USD 185,000 - 344,000
Medical Insurance
Dental Insurance
Vision Insurance
+13
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Louisville (KY)

On-site
USD 136,000 - 252,000
Medical benefits
Flexible work arrangements
401(k) match
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Boulder (CO)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineering Asc Mgr - L4
ASIC & FPGA Design Engineering Asc Mgr - L4

Lockheed Martin • King of Prussia (PA)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements (4x10)
401(k) match
+4
ASIC & FPGA Design Engineer Sr Stf - E5
ASIC & FPGA Design Engineer Sr Stf - E5

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
ASIC/FPGA Principal Verification Engineer VI
ASIC/FPGA Principal Verification Engineer VI

Lockheed Martin • United States

Remote
USD 120,000 - 150,000
Flexible work schedules
Comprehensive benefits package
Opportunities for professional development
ASIC & FPGA Design Engineer Sr
ASIC & FPGA Design Engineer Sr

Lockheed Martin • Boulder (CO)

On-site
USD 110,000 - 205,000
Flexible work arrangements
401(k) match
Paid time off
+2
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Andover (MA)

On-site
USD 136,000 - 252,000
Medical benefits
Flexible work arrangements
401(k) match
+1