ASIC Design Engineer - IP/SoC Architect

WarmStart Ltd

Santa Clara (CA)

Hybrid

USD 120,000 - 150,000

Full time

3 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking an ASIC Engineer to contribute to IP development across high-performance, low-power products. You will define, model, design (digital/analog), verify, implement, and document IP blocks or SoCs while collaborating with cross-functional teams.

You will work with RTL to GDS Flow and Virtuoso tools, create architectures and system simulations, and advance next-generation technology through detailed technical documentation and rigorous verification workflows.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field with 2+ years of relevant experience, or a Master's degree with 1+ year, or a PhD in a related field.
  • Preferred: Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science with 3+ years of relevant experience.
  • Experience with architecture and design tools (2+ years).
  • Proficiency in scripting tools and programming languages (2+ years).
  • Familiarity with design verification methods (2+ years).

Responsibilities

  • Define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Collaborate with software and hardware architecture teams to develop and execute implementation strategies.
  • Evaluate process flows from high-level design to synthesis, place and route, timing, power use, and verification.
  • Utilize tools/applications (e.g., RTL to GDS Flow, Virtuoso) for architecture and design of blocks/SoCs or IC Packages.
  • Write detailed technical documentation for EDA/IP/ASIC projects.

Skills

Communication skills
Scripting languages
Design verification methods

Education

Bachelor's degree in Science/Engineering
Master's degree in Electrical/Electronic/Computer Engineering or CS

Tools

RTL to GDS Flow
Virtuoso

Job description

Qualcomm Technologies, Inc. is seeking an ASIC Engineer to contribute to IP development across high-performance, low-power products. You will define, model, design (digital/analog), verify, implement, and document IP blocks or SoCs while collaborating with cross-functional teams.

You will work with RTL to GDS Flow and Virtuoso tools, create architectures and system simulations, and advance next-generation technology through detailed technical documentation and rigorous verification workflows.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer - IP/SoC Development
ASIC Design Engineer - IP/SoC Development

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Digital ASIC Engineer - SoC & IP Design
Digital ASIC Engineer - SoC & IP Design

Qualcomm Incorporated • San Diego (CA)

On-site
USD 101,000 - 152,000
Physical Design Engineer – ASIC/SoC
Physical Design Engineer – ASIC/SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus program
RSU grants
Comprehensive benefits package
Sr. Physical Design Engineer
Sr. Physical Design Engineer

Anysilicon • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 180,000
Senior ASIC Engineer - IP/SoC Design & Leadership
Senior ASIC Engineer - IP/SoC Design & Leadership

Qualcomm • Austin (TX)

On-site
USD 146,000 - 218,000
High-Performance ASIC Design & Verification Engineer
High-Performance ASIC Design & Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Senior ASIC Design & Performance Engineer
Senior ASIC Design & Performance Engineer

Qualcomm • Austin (TX)

On-site
USD 116,000 - 173,000
ASIC Design Engineer: High-Performance, Low-Power IP
ASIC Design Engineer: High-Performance, Low-Power IP

Nutanix • San Diego (CA)

On-site
USD 101,000 - 152,000
Annual bonus
RSU grants
Benefits package
ASIC Physical Design Engineer - Low Power SoC
ASIC Physical Design Engineer - Low Power SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Senior ASIC Verification & Methodology Engineer
Senior ASIC Verification & Methodology Engineer

Nutanix • San Diego (CA)

On-site
USD 140,000 - 210,000
RSU grants
Annual bonus
Benefits package