ASIC Design Engineer - IP/SoC Development

Qualcomm

Santa Clara (CA)

On-site

USD 153,000 - 230,000

Full time

8 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. in Santa Clara, CA, seeks an ASIC Engineer to define, model, design (digital/analog), optimize, verify, validate, implement and document IP for high performance, low power products. You will collaborate with software and hardware teams to meet system requirements and customer needs.

The role involves creating architectures, circuit specs, and simulations from system requirements, and evaluating end-to-end design flow, from RTL to GDS + timing checks.

Qualifications

  • Bachelor's degree with 2+ years ASIC work experience.
  • Master's degree with 1+ year ASIC experience.
  • PhD preferred in relevant field.

Responsibilities

  • Applies ASIC knowledge to define, model, design, verify, validate and document IP for high performance, low power products.
  • Creates architectures, circuit specs, logic designs, and system simulations from requirements.
  • Collaborates across software and hardware teams to meet system needs.
  • Evaluates process flow from design to synthesis, place-and-route, timing and power usage.

Skills

ASIC design
ASIC verification
IP integration
Verilog/VHDL

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Tools

RTL to GDS Flow
Virtuoso

Job description

Qualcomm Technologies, Inc. in Santa Clara, CA, seeks an ASIC Engineer to define, model, design (digital/analog), optimize, verify, validate, implement and document IP for high performance, low power products. You will collaborate with software and hardware teams to meet system requirements and customer needs.

The role involves creating architectures, circuit specs, and simulations from system requirements, and evaluating end-to-end design flow, from RTL to GDS + timing checks.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Design Engineer — Digital/Analog & Low Power
ASIC Design Engineer — Digital/Analog & Low Power

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Physical Design Engineer – ASIC/SoC
Physical Design Engineer – ASIC/SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus program
RSU grants
Comprehensive benefits package
ASIC Physical Design Engineer - Low Power SoC
ASIC Physical Design Engineer - Low Power SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
High-Performance ASIC Design & Verification Engineer
High-Performance ASIC Design & Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Next-Gen SOC Design Verification Engineer
Next-Gen SOC Design Verification Engineer

Qualcomm • San Diego (CA)

Hybrid
USD 99,000 - 148,000
High-Performance Digital ASIC Design Engineer
High-Performance Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
Memory Controller Architect & ASIC Design Engineer
Memory Controller Architect & ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
SOC Verification & Design Methodology Engineer
SOC Verification & Design Methodology Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus
RSU grants
Senior ASIC Verification & Methodology Engineer
Senior ASIC Verification & Methodology Engineer

Nutanix • San Diego (CA)

On-site
USD 140,000 - 210,000
RSU grants
Annual bonus
Benefits package
SoC Verification & Methodology Engineer
SoC Verification & Methodology Engineer

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000