ASIC Design Engineer: High-Performance, Low-Power IP

Nutanix

San Diego (CA)

On-site

USD 101,000 - 152,000

Full time

4 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Annual bonus
RSU grants
Benefits package

Job summary

Qualcomm Technologies, Inc. in San Diego, CA seeks an ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, and document IP development for high-performance, low-power products. Collaboration with cross-functional teams shapes the execution path.

Minimum: a Bachelor's in Science/Engineering; six months in architecture/design tools, scripting languages, and verification methods. Preference for a Master's in related fields.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field is required.
  • Masters preferred in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ months of experience with architecture and design tools.
  • 6+ months of experience with scripting tools and programming languages.
  • 6+ months of experience with design verification methods.

Responsibilities

  • Applies ASIC knowledge to assist and support the defining, modeling, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting of IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Assists in the creation of architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates with team members to assist in the development of an implementation strategy that meets system requirements and customer needs.
  • Supports the evaluation of process flow from high-level design to synthesis, place and route, and timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of a specific part of a block/SoC or IC Package.Writes technical documentation for EDA/IP/ASIC projects.

Skills

ASIC knowledge
Scripting languages
Design verification methods

Education

Bachelor's degree in Science, Engineering, or related field
Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science

Tools

RTL to GDS Flow
Virtuoso

Job description

Qualcomm Technologies, Inc. in San Diego, CA seeks an ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, and document IP development for high-performance, low-power products. Collaboration with cross-functional teams shapes the execution path.

Minimum: a Bachelor's in Science/Engineering; six months in architecture/design tools, scripting languages, and verification methods. Preference for a Master's in related fields.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Physical Design Engineer - Low Power SoC
ASIC Physical Design Engineer - Low Power SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
ASIC Design Engineer - IP/SoC Development
ASIC Design Engineer - IP/SoC Development

Qualcomm • Santa Clara (CA)

On-site
USD 153,000 - 230,000
High-Performance ASIC Physical Design Engineer
High-Performance ASIC Physical Design Engineer

Nutanix • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Physical Design Engineer – ASIC/SoC
Physical Design Engineer – ASIC/SoC

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus program
RSU grants
Comprehensive benefits package
Senior ASIC Architect – High-Performance IP/SoC
Senior ASIC Architect – High-Performance IP/SoC

Qualcomm • Tempe (AZ)

On-site
USD 180,000 - 270,000
Memory Controller Architect & ASIC Design Engineer
Memory Controller Architect & ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
SOC Verification & IP Methodology Engineer
SOC Verification & IP Methodology Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
High-Performance ASIC Design & Verification Engineer
High-Performance ASIC Design & Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
High-Performance Digital ASIC Designer for SoCs
High-Performance Digital ASIC Designer for SoCs

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
Competitive benefits package
RSU grants
Annual bonus program
Next-Gen SOC Design Verification Engineer
Next-Gen SOC Design Verification Engineer

Qualcomm • San Diego (CA)

Hybrid
USD 99,000 - 148,000