Applications Engineer - DDR & High-Speed IO

Lattice Semiconductor

United States

On-site

USD 120,000 - 170,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Lattice Semiconductor is seeking an Application Engineer for DDR technologies in the United States. You will provide design‑in support for DDR4/DDR5/LPDDR, high‑speed interfaces, and related HSIO systems, working with customers to optimize configurations and signal integrity.

You will analyze issues with oscilloscopes, protocol analyzers, and BERTs, and communicate root causes and corrective actions. Collaboration with FAE, sales, and marketing teams will shape product directions and best

Qualifications

  • Solid understanding of DDR memory architectures and protocols (DDR4/DDR5 and/or LPDDR).
  • Hands on experience supporting silicon products (SoCs, PHYs, controllers, memory interfaces).
  • Strong knowledge of High Speed Serial and Parallel IO fundamentals, including: SI, timing, jitter, noise, and PI, Eye diagrams, timing budgets, and channel modeling
  • Experience with high speed lab equipment (oscilloscopes, protocol analyzers, BERTs).
  • Familiarity with PCB design considerations for high speed interfaces (stack ups, routing, termination).
  • Ability to explain complex technical topics clearly to both technical and non technical audiences.
  • Strong problem solving and analytical mindset.
  • Familiarity with memory training, calibration flows, and PHY tuning.

Responsibilities

  • As an Application Engineer, provide applications support for DDR (e.g., DDR4 / DDR5 / LPDDR, High‑Speed IOs, and interfaces (e.g., PCIe, SerDes, Ethernet).
  • Support customer design‑ins, including interface configuration, signal integrity guidance, board‑level considerations, and system optimization.
  • Analyze issues using oscilloscopes, logic analyzers, protocol analyzers, and BERTs; provide clear root cause and corrective action plans.
  • Provide customer feedback to internal teams to influence product requirements, feature prioritization, and roadmap decisions.
  • Support FAE, sales, and marketing teams with technical guidance, value propositions, and contribute to best practices for DDR and HSIO system design and debug.
  • Stay current on JEDEC standards, protocol specifications, and industry trends related to memory and high‑speed interfaces.

Skills

DDR4/DDR5
High-Speed IO
PCB layout
Signal integrity
Lab instrumentation
Effective communication

Tools

Oscilloscopes
Protocol analyzers
BERTs

Job description

Lattice Semiconductor is seeking an Application Engineer for DDR technologies in the United States. You will provide design‑in support for DDR4/DDR5/LPDDR, high‑speed interfaces, and related HSIO systems, working with customers to optimize configurations and signal integrity.

You will analyze issues with oscilloscopes, protocol analyzers, and BERTs, and communicate root causes and corrective actions. Collaboration with FAE, sales, and marketing teams will shape product directions and best

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Applications Engineer
Applications Engineer

Lattice Semiconductor • United States

On-site
USD 120,000 - 170,000
Memory Interface Engineer – Post-Sales & Bring-Up
Memory Interface Engineer – Post-Sales & Bring-Up

Synopsys Inc • Sunnyvale (CA)

Hybrid
USD 150,000 - 210,000
Lead High-Speed DDR I/O Architect — Analog Front-End
Lead High-Speed DDR I/O Architect — Analog Front-End

Front Door Defense • San Jose (CA)

On-site
USD 143,000 - 230,000
Senior Hardware Engineer — High-Speed IO & LPDDR5X
Senior Hardware Engineer — High-Speed IO & LPDDR5X

NVIDIA • Santa Clara (CA)

On-site
USD 108,000 - 184,000
SPE Signal Integrity Engineer
SPE Signal Integrity Engineer

OSI Engineering • Johns Creek (GA)

Hybrid
USD 150,000 - 200,000
Senior VLSI Design Engineer — IO & Datapath
Senior VLSI Design Engineer — IO & Datapath

Western Digital • Honolulu (HI)

On-site
USD 120,000 - 180,000
Bench Test Engineer: Silicon Debug & High-Speed IO
Bench Test Engineer: Silicon Debug & High-Speed IO

Socket.dev • San Diego (CA)

On-site
USD 94,000 - 141,000
Lead Hardware Engineer - High-Speed Digital Boards
Lead Hardware Engineer - High-Speed Digital Boards

A2e-Technologies • Reston (VA)

On-site
USD 120,000 - 180,000
Lead MTS Applications Engineer – DDR5 & I2C Validation
Lead MTS Applications Engineer – DDR5 & I2C Validation

Rambus • San Jose (CA)

Hybrid
USD 117,000 - 168,000
Bonus
Equity
401(k) matching
+3
Senior High-Speed IO & AMS Design Engineer
Senior High-Speed IO & AMS Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 220,000
AMD benefits