AI-Driven UVM Verification Engineer

EDA CAREERS, (Technology Futures Inc).

San Francisco (CA)

On-site

USD 90,000 - 150,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

An innovative startup at the forefront of AI and semiconductor design is seeking a Design Verification Engineer with expertise in UVM. This role offers the opportunity to work on cutting-edge technologies that automate chip development using AI. As part of a small, elite team, you will develop and deploy UVM testbenches, collaborating closely with machine learning and software engineers. This position is perfect for those eager to explore AI-integrated semiconductor design and make a significant impact in the industry. Join a mission-driven team that is reshaping the future of chip verification and development.

Qualifications

  • Proven ability to architect UVM environments and debug simulations.
  • Deep knowledge of verification strategies and coverage-driven development.
  • Practical experience with EDA tools and proficiency in scripting.

Responsibilities

  • Build and optimize UVM-based testbenches integrated with AI workflows.
  • Collaborate with ML and software teams to improve verification artifacts.
  • Support verification best practices and engage with customer projects.

Skills

UVM
EDA tools
VLSI front-end design
Python scripting
Verification strategies
Constrained-random testing
Communication skills

Education

Bachelor’s degree in Electrical Engineering
Master’s degree in Electrical Engineering

Tools

Synopsys
Cadence
Siemens

Job description

An innovative startup at the forefront of AI and semiconductor design is seeking a Design Verification Engineer with expertise in UVM. This role offers the opportunity to work on cutting-edge technologies that automate chip development using AI. As part of a small, elite team, you will develop and deploy UVM testbenches, collaborating closely with machine learning and software engineers. This position is perfect for those eager to explore AI-integrated semiconductor design and make a significant impact in the industry. Join a mission-driven team that is reshaping the future of chip verification and development.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Verification Engineer - UVM for AI Processor
Principal Verification Engineer - UVM for AI Processor

Thrive Recruitment Agency • Sunnyvale (CA)

On-site
USD 110,000 - 140,000
Lead AI Silicon Verification Architect (UVM)
Lead AI Silicon Verification Architect (UVM)

Unconventional AI • Palo Alto (CA)

On-site
USD 130,000 - 160,000
Best-in-class health benefits
401k matching
Unlimited PTO
+1
Lead AI Silicon Verification Architect (UVM/SystemVerilog)
Lead AI Silicon Verification Architect (UVM/SystemVerilog)

Unconventional, Inc. • United States

Remote
USD 140,000 - 210,000
Health benefits
401k matching
Unlimited PTO
+1
Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog
Design Verification Engineer - AI ASIC IP UVM/SystemVerilog

Etched.ai, Inc. • Austin (TX)

Hybrid
USD 90,000 - 120,000
Medical, dental, and vision packages
$500 credit for waiving medical benefits
Wellness benefits covering fitness and mental health
+1
Design Verification Engineer — AI Processor DV (Mid–Senior)
Design Verification Engineer — AI Processor DV (Mid–Senior)

Mythic • Iowa (LA)

On-site
USD 120,000 - 225,000
Staff Engineer, AI Accelerator Verification
Staff Engineer, AI Accelerator Verification

Conductor • San Jose (CA)

On-site
USD 157,000 - 243,000
4+ weeks paid time off
Medical/Dental/Vision benefits
Wellness support programs
+2
ASIC Verification Engineer: UVM, SystemVerilog & AI-Driven
ASIC Verification Engineer: UVM, SystemVerilog & AI-Driven

Micron Technology, Inc • Minneapolis (MN)

On-site
USD 110,000 - 160,000
Medical/dental/vision plans
Paid time off
Paid holidays
+1
AI Hardware Design Verification Engineer
AI Hardware Design Verification Engineer

OpenAI • Los Angeles (CA)

On-site
USD 120,000 - 160,000
Equal opportunity employer
Reasonable accommodations for disabilities
Associate Design Verification Engineer - UVM SystemVerilog
Associate Design Verification Engineer - UVM SystemVerilog

Millennium Software and Staffing Inc • San Jose (CA)

On-site
USD 70,000 - 100,000