Advanced Packaging & Substrate Design Engineer

Translarity, Inc.

Fremont (CA)

On-site

USD 120,000 - 180,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

401(k)
Health insurance
Paid time off
Vision insurance

Job summary

Translarity, Inc. is expanding its wafer test and packaging capabilities and seeking an engineer to design package and substrate hardware for quantum computing applications.

This role involves working at cryogenic temperatures, handling microwave signals, and pushing conventional packaging concepts beyond the standard rules. You will start from strong fundamentals and drive designs from concept to production.

Qualifications

  • 5+ years hands-on in advanced or heterogeneous IC packaging, or substrate design.
  • BS in Electrical/Mechanical/Materials Science, Physics or related field; MS or PhD a plus.

Responsibilities

  • Own package and substrate design for quantum hardware, from concept through production
  • Design for RF/microwave signal integrity, power delivery, and thermal performance at cryogenic temperatures
  • Work directly with manufacturing, test, and customer engineering
  • Take designs into the lab and prove them out

Skills

Direct SoC experience
End-to-end design ownership

Education

BS in Electrical/Mechanical/Materials Science/Physics (or related)
MS or PhD preferred

Job description

Translarity is a growing pre-IPO leader in the semiconductor test industry, delivering innovative wafer test and package solutions that power quantum and AI technology shaping our digital world. Headquartered in Silicon Valley, with operations in California, Texas, the Philippines, Taiwan, and Vietnam, we serve leading semiconductor manufacturers and their global supply chain partners.

A probe card is a critical component in semiconductor testing, acting as the interface between automated test equipment and the semiconductor wafer. These assemblies often include complex multi-layer PCBs with tens of thousands of routed traces and thousands of discrete components, supporting mixed-signal, high-speed, RF, and power-delivery paths. Precision and electrical integrity are essential for accurate wafer-level testing.

Position Summary:

We're taking our wafer test expertise into quantum computing and need an engineer to design package and substrate hardware for it. The work runs at cryogenic temperatures, carries microwave signals, and doesn't follow all the usual rules. You'll start from strong conventional packaging fundamentals and take them somewhere new.

Responsibilities:
  • Own package and substrate design for quantum hardware, from concept through production
  • Design for RF/microwave signal integrity, power delivery, and thermal performance at cryogenic temperatures
  • Work directly with manufacturing, test, and customer engineering
  • Take designs into the lab and prove them out
Qualifications:
  • Direct SoC experience
  • Comfort owning a design end to end
Strongly Preferred:
  • Cryogenic design or test experience
  • Thermomechanical analysis and modeling
  • Superconducting or quantum hardware exposure
Education and/or Experience:
  • BS in Electrical Engineering, Mechanical Engineering, Materials Science, Physics, or related field; MS or PhD a plus
  • 5+ years hands-on in advanced or heterogeneous IC packaging, or substrate design
Physical Requirements:

Office and lab environment.

Compensation:

Job Type: Full-time

  • 401(k)
  • Health insurance
  • Paid time off
  • Vision insurance
Work Location:

In person in Fremont, CA or Hutto, TX

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Cryogenic RF Packaging & Substrate Engineer
Cryogenic RF Packaging & Substrate Engineer

Translarity, Inc. • Fremont (CA)

On-site
USD 120,000 - 180,000
401(k)
Health insurance
Paid time off
+1
Quantum IC Package Substrate Design Engineer
Quantum IC Package Substrate Design Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 173,000
Competitive pay
Stock bonuses
Health benefits
+2
Quantum Interposer Design Engineer
Quantum Interposer Design Engineer

Intel • Hillsboro (OR)

On-site
USD 142,000 - 200,000
Health benefits
Stock bonuses
Retirement plan
+1
Quantum IC Substrate Design Engineer - 2.5D/3D Packaging
Quantum IC Substrate Design Engineer - 2.5D/3D Packaging

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 173,000
Competitive pay
Stock bonuses
Health benefits
+2
IC Packaging Engineer
IC Packaging Engineer

Vivid Technology • San Jose (CA)

On-site
USD 120,000 - 150,000
401(k)
Vision insurance
Medical insurance
+3
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal

Eliyan Corporation • San Francisco (CA)

On-site
USD 120,000 - 160,000
Excellent benefits
Fun work environment
Head of Packaging (CPO)
Head of Packaging (CPO)

SBT • Austin (TX)

On-site
USD 180,000 - 280,000
Advanced Packaging Development Engineer, Quantum AI
Advanced Packaging Development Engineer, Quantum AI

Google • Goleta (CA)

On-site
USD 159,000 - 230,000
Equity
Bonus target
Benefits
Semiconductor Field Application Engineer
Semiconductor Field Application Engineer

Kulicke & Soffa • Albuquerque (NM)

On-site
USD 85,000 - 120,000
Quantum IC Substrate & 3D Packaging Design Engineer
Quantum IC Substrate & 3D Packaging Design Engineer

Intel Corporation • Hillsboro (OR), Northern (KY)

Hybrid
USD 122,000 - 173,000
Health insurance
Retirement plan
Vacation