Quantum Interposer Design Engineer

Intel

Hillsboro (OR)

On-site

USD 142,000 - 200,000

Full time

10 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health benefits
Stock bonuses
Retirement plan
Vacation policy

Job summary

Intel's Quantum Computing Group in Oregon seeks a Quantum Interposer Design Engineer to drive physical design and integration of interposers for silicon quantum dot packaging. You will collaborate with cross‑functional teams, validate designs, and communicate milestones while staying abreast of packaging advances.

The role emphasizes strong communication, analytical thinking, and adaptability in a fast-paced research environment, with on‑site work in Hillsboro, OR.

Qualifications

  • MS or PhD in Electrical Engineering with related hardware design experience.
  • Experience in physical design of silicon testchips and interposers.
  • Understanding of SI/PI impacts on physical design.

Responsibilities

  • Physically design and integrate interposers for advanced packaging.
  • Collaborate with silicon testchip, SI/PI, thermal, and system teams.
  • Perform DRC/LVS, design validation and milestone communication.

Skills

Excellent communication
Presentation skills
Analytical thinking
Collaborative mindset
Adaptability
Passion for quantum tech

Education

M.S. in Electrical Engineering
Ph.D. in Electrical Engineering

Tools

Cadence Virtuoso
Synopsys
Ansys

Job description

Job Details

Job Description: Intel Corporation is the world's largest semiconductor company and a global leader in computing innovation. Our Quantum Computing Group represents Intel's bold venture into the next frontier of computing technology, leveraging our decades of semiconductor manufacturing expertise to develop silicon-based quantum processors. We're pioneering spin qubit technology in silicon quantum dots, combining cutting-edge quantum physics with Intel's unmatched manufacturing capabilities to create the world's first commercially viable quantum computers. Our collaborative approach spans Intel's research divisions and partnerships with leading academic institutions worldwide. We are seeking an exceptional Quantum Interposer Design Engineer to join our pioneering quantum computing team in Oregon. In this role you will be responsible for physical design and integration of advanced packaging interposers within a multidisciplinary team. You'll play a crucial role in advancing Intel's silicon quantum dot technology while contributing to the development of scalable quantum systems that will revolutionize computing.

Key Responsibilities
  • Physical design and integration of interposers used within advanced packaging for quantum computing
  • Work closely with stakeholders to meet design requirements - e.g., receive feedback from silicon testchip, signal integrity (SI), power integrity (PI), thermal simulation, and system integration engineers
  • Design validation and verification; including DRC and LVS
  • Deliver and disseminate design milestones to stakeholders
  • Communicate designs in presentations and relevant documentation
  • Stay current with the latest developments in packaging technology and design techniques by attending conferences and reading papers
As a successful candidate, you must possess
  • Excellent communication and presentation skills for technical and non-technical audiences
  • Strong analytical thinking and problem-solving capabilities
  • Collaborative mindset with ability to work effectively across diverse teams
  • Adaptability to work in a fast-paced, innovative research environment
  • Passion for pushing the boundaries of quantum technology development

Join Intel's Quantum Computing Group where we are building the future of quantum computing.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of relevant industry job experience, internship experience and/or schoolwork/classes/research.

Minimum Qualifications
  • M.S. degree in Electrical Engineering AND 5+ years of experience in physical design of silicon testchips, interposers, and/or related hardware.
  • OR Ph.D. degree in Electrical Engineering with academic or work experience in the related areas.
The Experience Must Include
  • Cadence Virtuoso
  • Understanding of how signal and power integrity (SI/PI) impacts physical design.
  • Understanding of advanced packaging technologies.
Preferred Qualifications
  • Strong understanding of superconducting metals.
  • Proven experience with Synopsys and Ansys software packages for APR (automated place and route).
Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Oregon, Hillsboro

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00 - 200,340.00 USD

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Quantum Interposer Design Engineer
Quantum Interposer Design Engineer

intel • Hillsboro (OR)

On-site
USD 142,000 - 200,000
Stock bonuses
Health benefits
Retirement plan
+1
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • Phoenix (AZ)

On-site
USD 142,000 - 269,000
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • Boxborough (MA)

On-site
USD 142,000 - 269,000
Intel Benefits
Stock bonuses
Health insurance
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • Austin (TX)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • New York (NY)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
+1
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel Corporation • New York (NY)

On-site
USD 142,000 - 269,000
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • Folsom (CA)

On-site
USD 142,000 - 269,000
Stock bonuses
Health benefits
Vacation
Quantum Qubit Design Engineer
Quantum Qubit Design Engineer

Intel • Allentown

On-site
USD 142,000 - 269,000
Quantum Packaging Signal/Power Integrity (SI/PI) Engineer
Quantum Packaging Signal/Power Integrity (SI/PI) Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 142,000 - 200,000
Stock bonuses
Health benefits
Retirement plan
+1
Quantum Packaging Signal/Power Integrity (SI/PI) Engineer
Quantum Packaging Signal/Power Integrity (SI/PI) Engineer

intel • Hillsboro (OR)

On-site
USD 142,000 - 200,000
Competitive pay
Stock bonuses
Health benefits
+2