Wafer Singulation & Dicing Process Engineer

STATS CHIPPAC MANAGEMENT PTE. LTD.

Singapore

On-site

SGD 90,000 - 130,000

Full time

9 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

STATS CHIPPAC MANAGEMENT PTE. LTD. is seeking a process engineer to develop, optimize, and stabilize wafer/package separation processes such as Laser Grooving, Stealth Dicing, and Blade Dicing in advanced semiconductor packaging.

You will lead DOE studies, implement statistical tools (JMP), and drive yield improvements and robust solutions for production. The role requires 3-5 years in semiconductor process engineering, a mechanical/materials/electronics engineering degree, and ability to

Qualifications

  • Bachelor's degree in Engineering (Mechanical/Materials/Electronics).
  • 3-5 years hands-on process engineering in semiconductor manufacturing.
  • Fundamental understanding of advanced semiconductor fabrication and integration.

Responsibilities

  • Develop, optimize, and stabilize separation processes for 2.5D, Fan-In, Fan-Out, and eBar technologies.
  • Lead DOE, process optimization, characterization, and continuous improvement using JMP.
  • Perform hands-on setup and optimization of Laser Groove, Stealth Dicing, and Blade Dicing equipment.
  • Drive process validation, yield stabilization, troubleshooting, and root-cause analysis.
  • Develop/review FMEA, OCAP, and Control Plans to mitigate process risks and support readiness.
  • Provide technical support for customer programs and collaborate with R&D, Process Engineering, Equipment, Quality, and Operations.

Skills

DOE
Statistical analysis
JMP
Process engineering

Education

Engineering degree

Tools

Laser Grooving equipment
Stealth Dicing equipment
Blade Dicing equipment

Job description

STATS CHIPPAC MANAGEMENT PTE. LTD. is seeking a process engineer to develop, optimize, and stabilize wafer/package separation processes such as Laser Grooving, Stealth Dicing, and Blade Dicing in advanced semiconductor packaging.

You will lead DOE studies, implement statistical tools (JMP), and drive yield improvements and robust solutions for production. The role requires 3-5 years in semiconductor process engineering, a mechanical/materials/electronics engineering degree, and ability to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Singulation/Dicing Process Engineer
R&D Singulation/Dicing Process Engineer

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 90,000 - 130,000
Senior Process Engineer: Ultra-Thin Die Packaging & Scale-Up
Senior Process Engineer: Ultra-Thin Die Packaging & Scale-Up

STATS ChipPAC • Singapore

On-site
SGD 90,000 - 130,000
Die-to-Wafer Process Engineer — R&D & NPI
Die-to-Wafer Process Engineer — R&D & NPI

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 90,000 - 130,000
Senior Process Engineer
Senior Process Engineer

STATS ChipPAC • Singapore

On-site
SGD 90,000 - 130,000
Process Engineer: Semiconductor Continuous Improvement
Process Engineer: Semiconductor Continuous Improvement

STATS ChipPAC Pte. Ltd. • Singapore

On-site
SGD 60,000 - 90,000
Die Prep Process Engineer | SPC-Driven Semiconductors
Die Prep Process Engineer | SPC-Driven Semiconductors

SILICON BOX PTE. LTD. • Singapore

On-site
SGD 61,000 - 95,000
Wafer Fab Process Engineer
Wafer Fab Process Engineer

Broadcom • Singapore

On-site
SGD 120,000 - 180,000
Equipment Engineer, Semiconductor Packaging & Yield
Equipment Engineer, Semiconductor Packaging & Yield

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 42,000 - 66,000
R&D Process Engineer (Die-to-Wafer)
R&D Process Engineer (Die-to-Wafer)

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 90,000 - 130,000
Semiconductor Packaging Process Engineer - Flip Chip
Semiconductor Packaging Process Engineer - Flip Chip

RF360 SINGAPORE PTE. LTD. • Singapore

On-site
SGD 55,000 - 75,000