Subsystem Physical Design Engineer — Netlist to Tapeout

BYTEDANCE PTE. LTD.

Singapore

On-site

SGD 140,000 - 200,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

ByteDance's Silicon Platform Team is seeking a seasoned physical design engineer to own end-to-end PD for a complex digital subsystem from netlist to tapeout. You will lead partitioning strategies across blocks, drive floorplanning and pin assignment, and coordinate PV/PI signoff for QoR compliant tapeouts.

The role requires 5+ years in physical design with hands-on experience using industry PD tools like ICC2 and Innovus, plus a track record in floorplanning, timing closure, and cross-block

Qualifications

  • BS degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
  • 5+ years of experience in physical design / physical implementation.
  • Experience owning complex digital subsystems from netlist to tapeout.
  • Hands-on experience with industry-standard PD tools (e.g., Synopsys ICC2, Cadence Innovus).
  • Experience with floorplanning, partitioning, and cross-block timing closure.

Responsibilities

  • Own the physical implementation of a complex digital subsystem from netlist handoff through final GDS/tapeout.
  • Drive the physical implementation strategy for the subsystem, including SoC-level partition cooperation and subsystem partitioning.
  • Define and execute floorplanning and pin assignment.
  • Drive PV/PI signoff at the subsystem level.
  • Coordinate implementation activities across multiple blocks and ensure consistent methodology and QoR.

Skills

Physical design
Timing closure
Floorplanning
Partitioning
Tapeout ownership
Synopsys ICC2
Cadence Innovus

Education

BS in Electrical Engineering

Job description

ByteDance's Silicon Platform Team is seeking a seasoned physical design engineer to own end-to-end PD for a complex digital subsystem from netlist to tapeout. You will lead partitioning strategies across blocks, drive floorplanning and pin assignment, and coordinate PV/PI signoff for QoR compliant tapeouts.

The role requires 5+ years in physical design with hands-on experience using industry PD tools like ICC2 and Innovus, plus a track record in floorplanning, timing closure, and cross-block

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer – PPA & Tapeout Lead
Senior Physical Design Engineer – PPA & Tapeout Lead

PICOHEART (SG) PTE. LTD. • Singapore

On-site
SGD 120,000 - 170,000
Lead IC Physical Design Manager – Tapeout & SoC PD
Lead IC Physical Design Manager – Tapeout & SoC PD

PERSOL Singapore • Singapore

On-site
SGD 120,000 - 180,000
IC Physical Design Engineer — Tapeout & Block Owner
IC Physical Design Engineer — Tapeout & Block Owner

PERSOL Singapore • Singapore

On-site
SGD 120,000 - 180,000
Physical Design Engineer- Singapore
Physical Design Engineer- Singapore

PICOHEART (SG) PTE. LTD. • Singapore

On-site
SGD 120,000 - 170,000
Physical Design Engineer
Physical Design Engineer

BITMAIN • Singapore

On-site
SGD 120,000 - 180,000
IC Physical Design Engineer: RTL to GDS, Tapeout Lead
IC Physical Design Engineer: RTL to GDS, Tapeout Lead

PERSOL • Singapore

On-site
SGD 120,000 - 180,000
Senior IC Physical Design Manager and Block Leader
Senior IC Physical Design Manager and Block Leader

PERSOL • Singapore

On-site
SGD 180,000 - 240,000
Technical Manager, IC Physical Design
Technical Manager, IC Physical Design

PERSOL Singapore • Singapore

On-site
SGD 120,000 - 180,000
Full-Chip PVS Lead | Tape-out & Automation
Full-Chip PVS Lead | Tape-out & Automation

PERSOL • Singapore

On-site
SGD 120,000 - 180,000
IC Physical Design Intern: SoC Tapeout & Flow
IC Physical Design Intern: SoC Tapeout & Flow

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 42,000 - 64,000