Full-Chip PVS Lead | Tape-out & Automation

PERSOL

Singapore

On-site

SGD 120,000 - 180,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

PERSOL is seeking an experienced engineer for full-chip physical verification sign-off in a tape-out environment. You will collaborate with the Place & Route team, coordinate IP owners and manufacturing for DRC issues, and develop automation to streamline the tape-out flow.

The role requires 8+ years in IC design verification, strong scripting skills (Tcl, Perl, C-shell), and proficiency with UNIX/Linux platforms. Excellent communication and analytical abilities are essential.

Qualifications

  • Bachelor's or Master's degree in Electrical/Electronics Engineering or Computer Science.
  • Familiar with IC Design front-to-backend flow.
  • Minimum 8 years of relevant experience in the semiconductor industry.
  • Proficient in scripting (Tcl, Perl, or C-shell).
  • Proficient in UNIX (Linux) platforms.
  • Strong communication, problem solving and analytical skills.

Responsibilities

  • Responsible for Full-chip Physical Verification Sign-off in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.
  • Co-work with Place & Route team to resolve full-chip layout integration issues.
  • Coordinates with internal IP owners on IP related issues.
  • Coordinates with Manufacturing Team on DRC related issues.
  • Provide automation solutions to improve efficiency in tape-out flow.
  • Report on tape out issues

Skills

Tcl
Perl
C-shell
Unix/Linux
Communication skills
IC design flow

Education

Electrical/Electronics Engineering
Computer Science

Tools

Calibre
Assura
Star-RCXT

Job description

PERSOL is seeking an experienced engineer for full-chip physical verification sign-off in a tape-out environment. You will collaborate with the Place & Route team, coordinate IP owners and manufacturing for DRC issues, and develop automation to streamline the tape-out flow.

The role requires 8+ years in IC design verification, strong scripting skills (Tcl, Perl, C-shell), and proficiency with UNIX/Linux platforms. Excellent communication and analytical abilities are essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Full-Chip PVS Engineer - Automation & Tape-Out
Full-Chip PVS Engineer - Automation & Tape-Out

PERSOL Singapore • Singapore

On-site
SGD 70,000 - 110,000
Physical Verification Sign-off Engineer
Physical Verification Sign-off Engineer

PERSOL Singapore • Singapore

On-site
SGD 70,000 - 110,000
3D IC PV Engineer for Tape-Out Automation
3D IC PV Engineer for Tape-Out Automation

PERSOL • Singapore

On-site
SGD 70,000 - 110,000
Physical Verification Sign-off, Technical Manager
Physical Verification Sign-off, Technical Manager

PERSOL • Singapore

On-site
SGD 120,000 - 180,000
Physical Verification Sign-off Engineer
Physical Verification Sign-off Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 100,000 - 140,000
Full-Chip Physical Verification Sign-off Engineer
Full-Chip Physical Verification Sign-off Engineer

Mediatek Singapore Pte Ltd • Singapore

On-site
SGD 100,000 - 140,000
3D IC PV Engineer: Multi-Dies & Tapeout Automation
3D IC PV Engineer: Multi-Dies & Tapeout Automation

PERSOL Singapore • Singapore

On-site
SGD 70,000 - 110,000
Senior Physical Verification Engineer: End-to-End Tape-out
Senior Physical Verification Engineer: End-to-End Tape-out

dadaconsultants pte. ltd. • Singapore

On-site
SGD 90,000 - 150,000
Engineer/Staff Engineer - Multi-Dies Physical Verification Engineer
Engineer/Staff Engineer - Multi-Dies Physical Verification Engineer

PERSOL Singapore • Singapore

On-site
SGD 70,000 - 110,000
Senior / Staff Physical Verification Engineer
Senior / Staff Physical Verification Engineer

dadaconsultants pte. ltd. • Singapore

On-site
SGD 90,000 - 150,000