Senior DFT Engineer: ASIC Test & Validation Expert

Bitdeer (NASDAQ: BTDR)

Singapore

On-site

SGD 120,000 - 170,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Diversity culture
Open workspaces
Mentorship & training

Job summary

Bitdeer is seeking an experienced test engineer to lead boundary scan and DFT initiatives for its cutting-edge ASIC/SoC projects. You will collaborate with design teams to create robust test plans, implement JTAG solutions, and optimize ATPG and compression methods to ensure high-yield silicon.

The role demands 8+ years in DFT, proficiency with Genus/Design Compiler, and hands-on experience with Tessent. Bitdeer offers an inclusive, fast-growing environment and opportunities to influence the

Qualifications

  • Requires a Bachelor/Master/PhD in Electrical or Computer Engineering.
  • Minimum 8 years of relevant experience.
  • Experience with DFT insertion, timing and congestion resolution with implementation teams.

Responsibilities

  • Implement and optimize boundary scan, MBIST, test logic insertion, and JTAG solutions.
  • Develop and validate scan ATPG and compression methodologies.
  • Conduct DFT and post-gate simulations to ensure design robustness.
  • Generate and apply DFT constraints for efficient testing.
  • Deliver test patterns and assist ATE debugging with the test team.
  • Utilize EDA tools like Tessent to enhance test processes and efficiency.
  • Provide mentorship and guidance to junior engineers.

Skills

Boundary scan
MBIST
DFT constraints
Test pattern optimization

Education

Bachelors/Masters/PhD in Electrical or Computer Engineering

Tools

Genus
Design Compiler
Tessent

Job description

Bitdeer is seeking an experienced test engineer to lead boundary scan and DFT initiatives for its cutting-edge ASIC/SoC projects. You will collaborate with design teams to create robust test plans, implement JTAG solutions, and optimize ATPG and compression methods to ensure high-yield silicon.

The role demands 8+ years in DFT, proficiency with Genus/Design Compiler, and hands-on experience with Tessent. Bitdeer offers an inclusive, fast-growing environment and opportunities to influence the

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Engineer - ASIC Test & EDA Specialist
Senior DFT Engineer - ASIC Test & EDA Specialist

Bitdeer Technologies Group • Singapore

On-site
SGD 150,000 - 210,000
Training & mentoring
Competitive compensation
Autonomy
+1
Senior DFT Engineer
Senior DFT Engineer

Bitdeer Group • Singapore

On-site
SGD 70,000 - 90,000
Attractive welfare benefits
Developmental opportunities such as training and mentoring
Inclusive and respecting work culture
DFT Engineer/Leader
DFT Engineer/Leader

Bitdeer Technologies Group • Singapore

On-site
SGD 150,000 - 210,000
Training & mentoring
Competitive compensation
Autonomy
+1
Senior DFT engineer
Senior DFT engineer

AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED • Singapore

On-site
SGD 90,000 - 150,000
Senior DFT engineer
Senior DFT engineer

Broadcom • Singapore

On-site
SGD 70,000 - 110,000
DFT Engineer/Leader
DFT Engineer/Leader

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 120,000 - 170,000
Diversity culture
Open workspaces
Mentorship & training
Senior DFT Engineer, SoC/ASIC Test Architect
Senior DFT Engineer, SoC/ASIC Test Architect

Broadcom • Singapore

On-site
SGD 70,000 - 110,000
Senior DFT engineer
Senior DFT engineer

Broadcom Inc. • Singapore

On-site
SGD 90,000 - 150,000
Senior DFT Architect for SoC/ASIC Test & Verification
Senior DFT Architect for SoC/ASIC Test & Verification

Broadcom Inc. • Singapore

On-site
SGD 90,000 - 150,000
Senior DFT Engineer — SoC/ASIC Test & Verification
Senior DFT Engineer — SoC/ASIC Test & Verification

AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED • Singapore

On-site
SGD 90,000 - 150,000