Senior DFT Engineer

Bitdeer Group; Singapore; On-site; SGD 70,000 - 90,000; Full time

Benefits offered by this job

Attractive welfare benefits

Developmental opportunities such as training and mentoring

Inclusive and respecting work culture

Job summary

A leading technology company in Singapore seeks an individual to implement and optimize test solutions in the field of Bitcoin mining. Responsibilities include developing methodologies for testing logic insertion and collaborating closely with design teams. Candidates should possess a degree in Electrical or Computer Engineering, have at least 3 years of experience, and be proficient with relevant EDA tools. This role offers opportunities for personal growth and impactful contributions within a diverse and inclusive work environment.

Qualifications

• At least 3 years of relevant experience.
• Experience creating test plans with designers.
• Ability to resolve DFT-related timing or congestion challenges.

Responsibilities

• Implement and optimize boundary scan and test logic insertion.
• Develop and validate scan ATPG and compression methodologies.
• Conduct DFT and post-gate simulation processes.

Skills

Proficiency in synthesis tools

Collaboration with implementation teams

Detail-oriented

Education

Bachelor/Master/PhD in Electrical Engineering or Computer Engineering

Tools

Genus

Design Compiler

EDA tools like Tessent

Job description

About Bitdeer

Bitdeer Technologies Group (Nasdaq: BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction, equipment management, and daily operations. The Company also offers advanced cloud capabilities to customers with high demand for artificial intelligence. Headquartered in Singapore, Bitdeer has deployed datacenters in the United States, Norway, and Bhutan.

What you will be responsible for

• Implement and optimize boundary scan, MBIST, test logic insertion, and JTAG solutions
• Develop and validate scan ATPG and compression methodologies
• Conduct DFT and post-gate simulation processes to ensure design robustness
• Generate and apply DFT constraints for efficient testing
• Deliver effective test patterns and collaborate with the test team for ATE debugging
• Utilize EDA tools like Tessent to enhance test processes and efficiency

What will help you succeed

• Possesses a Bachelor/Master/PhD degree in Electrical Engineering or Computer Engineering
• At least 3 years of relevant experience
• Proficiency in synthesis tools such as Genus or Design Compiler
• Experience working closely with designers to create test plans and strategies
• Proven ability to collaborate with implementation teams for DFT insertion and resolve DFT-related timing or congestion challenges
• Highly driven and detail-oriented

What you will experience working with us

• A culture that values authenticity and diversity of thoughts and backgrounds;
• An inclusive and respectable environment with open workspaces and exciting start-up spirit;
• Fast-growing company with the chance to network with industrial pioneers and enthusiasts;
• Ability to contribute directly and make an impact on the future of the digital asset industry;
• Involvement in new projects, developing processes/systems;
• Personal accountability, autonomy, fast growth, and learning opportunities;
• Attractive welfare benefits and developmental opportunities such as training and mentoring.

--------------------------------------------------------------------

Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union.