R&D Process Engineer (Die-to-Wafer)

PEOPLE PROFILERS PTE. LTD.

Singapore

Sur place

SGD 60 000 - 90 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

Competitive remuneration package
Comprehensive benefits

Résumé du poste

PEOPLE PROFILERS PTE. LTD. is seeking a qualified Semiconductor Process Engineer to support Flipchip and Underfill development and qualification for advanced packaging applications.

You will contribute to improvements in yield, quality, and process robustness, while supporting customer programs, NPI and technology transfer. The role involves developing, optimizing, and qualifying Die-to-Wafer processes for advanced packaging, ensuring readiness and robust processes across development to

Qualifications

  • Bachelor's degree in Engineering or related field required.
  • 3–5 years hands-on semiconductor process engineering experience preferred.
  • Experience with Die-to-Wafer, Flip Chip, Underfill or advanced packaging is advantageous.
  • Strong analytical and problem-solving abilities required.
  • Good communication and cross-functional collaboration skills.
  • Ability to manage multiple activities in a fast-paced environment.

Responsabilités

  • Support Flipchip and Underfill process development and qualification.
  • Improve process yield, quality, capability and manufacturing robustness.
  • Support customer programs, NPI and technology transfer.
  • Develop, optimize and qualify D2W processes for advanced packaging.
  • Ensure process readiness, yield improvements and robustness for customer solutions.
  • Establish and maintain R&D flows, recipes and MES data for qualification builds.

Connaissances

Semiconductor process engineering
Die-to-Wafer
Flip Chip
Underfill
Problem solving
Communication
Cross-functional teamwork
Independent work

Formation

Bachelor's degree in Engineering

Outils

MES

Description du poste

Support Flipchip and Underfill process development and qualification for advanced packaging applications.

Contribute to improvements in process yield, quality, process capability, and manufacturing robustness.

Support customer programs, NPI and technology transfer.

Develop, optimize, and qualify Die-to-Wafer (D2W) processes, including Flipchip and Underfill, for advanced semiconductor packaging applications.

Support process readiness, yield improvement, process robustness, and customer-specific technical solutions from development through NPI.

Establish and maintain R&D process flows, recipes, instructions, and device information in MES to support engineering and qualification builds.

Requirements
  • Bachelor's degree in Engineering (Mechanical, Materials, Electronics, or related disciplines).
  • 3-5 years of hands-on semiconductor process engineering experience preferred.
  • Experience in Die-to-Wafer, Flip Chip, Underfill, die attach, or advanced packaging processes is an advantage.
  • Strong problem-solving and analytical skills.
  • Good communication skills with the ability to work effectively with cross-functional teams.
  • Ability to work independently and manage multiple engineering activities in a fast-paced semiconductor environment.

JOB ID: JOB-JK30102006A

20 Cecil Street, #08-09, Plus Building, Singapore 049705

  • All Successful candidates can expect avery competitive remuneration package and a comprehensive range of benefits.
Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

R&D Process Engineer (Die-to-Wafer)
R&D Process Engineer (Die-to-Wafer)

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

Sur place
SGD 90 000 - 130 000
R&D Die-to-Wafer Process Engineer — Advanced Packaging
R&D Die-to-Wafer Process Engineer — Advanced Packaging

PEOPLE PROFILERS PTE. LTD. • Singapore

Sur place
SGD 60 000 - 90 000
Competitive remuneration package
Comprehensive benefits
Die-to-Wafer Process Engineer — R&D & NPI
Die-to-Wafer Process Engineer — R&D & NPI

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

Sur place
SGD 90 000 - 130 000
Advanced Packaging & Process Integration Engineer – Leading R&D Organization
Advanced Packaging & Process Integration Engineer – Leading R&D Organization

Wanco Manpower Pte Ltd • Singapore

Sur place
SGD 70 000 - 110 000
R&D Process Engineer
R&D Process Engineer

PEOPLE PROFILERS PTE. LTD. • Singapore

Sur place
SGD 70 000 - 110 000
R&D Singulation/Dicing Process Engineer
R&D Singulation/Dicing Process Engineer

STATS CHIPPAC MANAGEMENT PTE. LTD. • Singapore

Sur place
SGD 90 000 - 130 000
NPI Engineer -Semi Con
NPI Engineer -Semi Con

PEOPLE PROFILERS PTE. LTD. • Singapore

Sur place
SGD 37 000 - 61 000
Competitive remuneration
Comprehensive benefits
Singapore location
[0580] Process Engineer – Semiconductor Die Bonding / Application / Advanced Packaging | Up to $6k / 5 days / Woodlands
[0580] Process Engineer – Semiconductor Die Bonding / Application / Advanced Packaging | Up to $6k / 5 days / Woodlands

The Supreme HR Advisory Pte. Ltd. • Singapore

Sur place
SGD 33 000 - 67 000
Advanced Packaging & 3D Integration Engineer
Advanced Packaging & 3D Integration Engineer

Wanco Manpower Pte Ltd • Singapore

Sur place
SGD 70 000 - 110 000
R&D Process Engineer
R&D Process Engineer

Applied Materials, Inc. • Singapore

Sur place
SGD 60 000 - 90 000