Digital Design Engineer: RTL/IP Architect (12-mo)

ADECCO PERSONNEL PTE LTD

Singapore

On-site

SGD 50,000 - 56,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Completion Bonus

Job summary

ADECCO PERSONNEL PTE LTD in Singapore is seeking a Digital Design Engineer for a 12-month contract at Ang Mo Kio. Working hours are 9:00am to 6:00pm, Monday to Friday, with a completion bonus.

The role emphasizes IP and RTL design, verification, and architecture, requiring 1–3 years in semiconductor or high-tech R&D, with VHDL/Verilog and RTL skills. Salary ranges from 4,500 to 5,000 SGD monthly.

Qualifications

  • Diploma or Degree in Engineering, Computer Engineering, Electrical or related studies.
  • 1–3 years of relevant experience in semiconductor or high technology R&D.
  • Experience in Hardware Design Language (VHDL / Verilog).
  • Experience in digital design techniques and RTL coding.
  • Architecture definition and design documentation experience.
  • Lint, domain crossing, design for test, design for emulation experience.
  • Scripting languages: Python, Perl, TCL.
  • Experience with communication protocols (I2C, SPI, GPIO, UART).

Responsibilities

  • Manage and handle IP and RTL design and verification.
  • Handle IP and system architecture definition.
  • Design and implementation documentation.
  • Support functional verification and ensure 100% coverage.
  • Ad hoc duties may be assigned.

Skills

VHDL / Verilog
RTL coding
Digital design
Architecture definition
Design for test
Design for emulation
Scripting (Python, Perl, TCL)
IP/RTL verification
I2C / SPI / GPIO / UART

Education

Diploma or Degree in Engineering / related field

Job description

ADECCO PERSONNEL PTE LTD in Singapore is seeking a Digital Design Engineer for a 12-month contract at Ang Mo Kio. Working hours are 9:00am to 6:00pm, Monday to Friday, with a completion bonus.

The role emphasizes IP and RTL design, verification, and architecture, requiring 1–3 years in semiconductor or high-tech R&D, with VHDL/Verilog and RTL skills. Salary ranges from 4,500 to 5,000 SGD monthly.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Design Engineer - (Global Semicon / Ang Mo Kio / ASAP)
Digital Design Engineer - (Global Semicon / Ang Mo Kio / ASAP)

ADECCO PERSONNEL PTE LTD • Singapore

On-site
SGD 50,000 - 56,000
Completion Bonus
IC Design Verification Engineer (12 mths contract with 1 mth completion bonus) - Singapore
IC Design Verification Engineer (12 mths contract with 1 mth completion bonus) - Singapore

JonDavidson Pte Ltd • Singapore

On-site
SGD 90,000 - 130,000
SOC Design Engineer
SOC Design Engineer

MAXLINEAR ASIA SINGAPORE PRIVATE LIMITED • Singapore

On-site
SGD 90,000 - 130,000
Senior Digital IC Design Engineer - RTL, DFT, Tape-out
Senior Digital IC Design Engineer - RTL, DFT, Tape-out

FUTURE TECHNOLOGY DEVICES INTERNATIONAL LIMITED Singapore Branch • Singapore

On-site
SGD 90,000 - 120,000
Senior RTL Design Engineer - Mixed-Signal IP & Verification
Senior RTL Design Engineer - Mixed-Signal IP & Verification

AAC Technologies • Singapore

On-site
SGD 120,000 - 180,000
RTL Digital IC Design & Verification Engineer
RTL Digital IC Design & Verification Engineer

ZERRO POWER SYSTEMS PTE. LTD. • Singapore

On-site
SGD 50,000 - 80,000
Senior Digital IC Design Engineer RTL/FPGA Verif Lead
Senior Digital IC Design Engineer RTL/FPGA Verif Lead

ZERRO POWER SYSTEMS PTE. LTD. • Singapore

On-site
SGD 75,000 - 95,000
Lead RTL Design Engineer for ASIC/SoC
Lead RTL Design Engineer for ASIC/SoC

HKM HR MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 80,000 - 110,000
Lead RTL & ISP Design Manager
Lead RTL & ISP Design Manager

OMNIVISION • Singapore

On-site
SGD 80,000 - 120,000
RTL Design Engineer (ASIC/SOC)
RTL Design Engineer (ASIC/SOC)

HKM HR MANAGEMENT PTE. LTD. • Singapore

On-site
SGD 80,000 - 110,000